CN214176234U - Patch antenna - Google Patents

Patch antenna Download PDF

Info

Publication number
CN214176234U
CN214176234U CN202023336001.3U CN202023336001U CN214176234U CN 214176234 U CN214176234 U CN 214176234U CN 202023336001 U CN202023336001 U CN 202023336001U CN 214176234 U CN214176234 U CN 214176234U
Authority
CN
China
Prior art keywords
patch
patch antenna
dielectric substrate
slots
slit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202023336001.3U
Other languages
Chinese (zh)
Inventor
桂杰
蔡隽
刘震
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Juli Science and Technology Co Ltd
Original Assignee
Beijing Juli Science and Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Juli Science and Technology Co Ltd filed Critical Beijing Juli Science and Technology Co Ltd
Priority to CN202023336001.3U priority Critical patent/CN214176234U/en
Application granted granted Critical
Publication of CN214176234U publication Critical patent/CN214176234U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Waveguide Aerials (AREA)
  • Variable-Direction Aerials And Aerial Arrays (AREA)

Abstract

The utility model provides a patch antenna, which comprises a dielectric substrate, a ground plate and at least one patch, wherein the ground plate and the patch are respectively attached on two walls of the dielectric substrate along the thickness direction, and each patch is electrically connected with a feed network on the dielectric substrate and is used for inputting signals; wherein, be equipped with many first gaps on the paster, every first gap is all followed the thickness direction of paster runs through the paster, just many first gaps are crossing, every the extending direction in first gap all with the feed direction of paster is acute angle or obtuse angle setting. The utility model provides a patch antenna size is less.

Description

Patch antenna
Technical Field
The utility model relates to the technical field of antennas, especially, relate to a patch antenna.
Background
An antenna is a transducer that converts a guided wave propagating on a transmission line into an electromagnetic wave propagating in an unbounded medium (usually free space) or vice versa.
The patch antenna is one kind of antenna, and includes a dielectric substrate, a ground plate and a patch, wherein the ground plate and the patch are respectively attached to two opposite side surfaces of the dielectric substrate. The patch antenna is light in weight and small in thickness, and is generally used in small offices, small stores, Electronic Toll Collection (ETC) systems on vehicles, and the like.
However, the size of the conventional patch antenna is large, which results in a large product size, and thus the product using the patch antenna is difficult to be applied in a space-limited use environment.
SUMMERY OF THE UTILITY MODEL
In view of the above problem, the embodiments of the present invention provide a patch antenna, wherein the size of the patch antenna is smaller, which can reduce the size of a product using the patch antenna.
In order to achieve the above object, the embodiment of the present invention provides the following technical solutions:
the embodiment of the utility model provides a patch antenna, it includes dielectric substrate, ground plate and at least one paster, ground plate and paster are pasted respectively and are adorned on two walls along the thickness direction of dielectric substrate, and every paster all is connected with the feed network electricity on the dielectric substrate for input signal; wherein, be equipped with many first gaps on the paster, every first gap all runs through the paster along the thickness direction of paster, and many first gaps intersect, and the extending direction of every first gap all is acute angle or the obtuse angle setting with the feed direction of paster.
In some alternative embodiments, the plurality of first slits have intersection points, and each of the first slits passes through the intersection point.
In some alternative embodiments, the intersection of the first plurality of slits is located at a central location of the patch.
In some alternative embodiments, each first slit is equal in length; and/or the midpoint of each first slit is located at the center of the patch.
In some alternative embodiments, the number of the first slits is two, and the extending directions of the two first slits are arranged perpendicularly.
In some optional embodiments, the patch is further provided with a second slit, the second slit penetrates through the patch in the thickness direction of the patch, and the second slit is arranged outside the plurality of first slits in the circumferential direction of the patch.
In some optional embodiments, the number of the second slits is multiple, and the multiple second slits are arranged at intervals along the circumferential direction of the patch.
In some alternative embodiments, the interval between two adjacent second slits along the circumferential direction of the patch is smaller than the width of the second slit.
In some alternative embodiments, the second slit includes a first extension and a second extension, each of the first extension and the second extension extending in a different direction; the extending direction of the first slit, the extending direction of the first extending portion and the extending direction of the second extending portion intersect.
In some alternative embodiments, when the number of the patches is plural, the plural patches are arranged at intervals.
In some alternative embodiments, the plurality of patches are arranged rotationally symmetrically around the center of the dielectric substrate.
In some alternative embodiments, the patch is a rectangular sheet-like structure.
In some optional embodiments, the patch antenna further includes a microstrip line, one end of the microstrip line is used for being connected to any side of the patch, and the other end of the microstrip line is used for being electrically connected to a feed network on the dielectric substrate.
Compared with the prior art, the embodiment of the utility model provides a patch antenna has following advantage: the patch antenna comprises a dielectric substrate, a ground plate and a patch, wherein the ground plate and the patch are respectively attached to two wall surfaces of the dielectric substrate along the thickness direction. The patch is provided with a plurality of first gaps, wherein the first gaps are intersected, so that when current bypasses the first gaps, the current needs to bypass the intersected positions of the first gaps, and the sum of current increase paths is large. And the extending direction of the first gap and the feeding direction are arranged in an acute angle or an obtuse angle, namely, the extending direction of the first gap is not parallel to the feeding direction, and the extending direction of the first gap is not parallel to the vertical direction of the feeding direction, thus, when the current direction flows along the feeding direction or the vertical direction of the current direction along the feeding direction, any one of the first gaps is obliquely arranged with the current direction, the length of a current path can be effectively increased by each first gap, the sum of the current increasing paths is larger, the equivalent inductance of the patch antenna is increased, the resonant frequency of the patch antenna is reduced, the sizes of the patch antenna and the patch antenna are reduced, and the size of a product using the patch antenna is also reduced.
In addition to the technical problems, technical features constituting technical solutions, and advantageous effects brought by the technical features of the technical solutions described above, other technical problems, technical features included in technical solutions, and advantageous effects brought by the technical features that can be solved by the patch antenna provided by the embodiments of the present invention will be described in further detail in the detailed description of the embodiments.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
FIG. 1 is a schematic diagram of a prior art patch;
FIG. 2 is a schematic diagram of a return loss simulation of the patch antenna when the patch of FIG. 1 is used;
FIG. 3 is a schematic diagram of a simulation of gain-azimuth angle of the patch antenna using the patch of FIG. 1;
fig. 4 is a schematic structural diagram of a patch antenna according to an embodiment of the present invention;
FIG. 5 is a schematic view of the patch of FIG. 4;
FIG. 6 is a schematic diagram of a return loss simulation of the patch antenna when the patch of FIG. 4 is used;
FIG. 7 is a schematic diagram of a simulation of gain-azimuth for the patch antenna of FIG. 4 when the patch is used;
fig. 8 is another schematic structural diagram of a patch according to an embodiment of the present invention;
FIG. 9 is a schematic diagram of a return loss simulation of the patch antenna using the patch of FIG. 8;
FIG. 10 is a schematic diagram of a simulation of gain vs. azimuth for the patch antenna using the patch of FIG. 8;
fig. 11 is another schematic structural diagram of a patch according to an embodiment of the present invention;
FIG. 12 is a schematic diagram of a return loss simulation of the patch antenna of FIG. 11 when the patch is used;
FIG. 13 is a schematic diagram of a simulation of gain vs. azimuth angle for the patch antenna using the patch of FIG. 11;
fig. 14 is a schematic structural diagram of a patch antenna provided by an embodiment of the present invention when a plurality of patches are provided;
FIG. 15 is a return loss simulation diagram of the patch antenna of FIG. 14;
fig. 16 is a simulation of the gain-azimuth of the patch antenna of fig. 14;
fig. 17 is a schematic view of the return loss simulation of the patch antenna after the dielectric constant of the dielectric substrate is changed according to the embodiment of the present invention;
fig. 18 is a schematic diagram illustrating simulation of gain-azimuth of the patch antenna after changing dielectric constant of the dielectric substrate according to an embodiment of the present invention.
Reference numerals:
10: a dielectric substrate;
20: a ground plate;
30: pasting a piece; 31: a first slit; 32: a second slit; 321: a first bent portion; 322: a second bent portion;
40: a microstrip line.
Detailed Description
In order to make the above objects, features and advantages of the embodiments of the present invention more obvious and understandable, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention. It is obvious that the described embodiments are only some of the embodiments of the present invention, and not all of them. Based on the embodiments of the present invention, all other embodiments obtained by a person skilled in the art without creative efforts all belong to the protection scope of the present invention.
The existing patch has larger size, which causes the product using the patch antenna to have larger size and inconvenient use. For example, the ETC in-vehicle device is generally mounted on a windshield of a vehicle, however, the vehicle windshield is small in size, and when the ETC in-vehicle device is large in size, the driver's sight line is easily obstructed, and the use is inconvenient.
In view of this, in the embodiments of the present application, the patch is provided with a through slot, so that the side length of the flow path of the current on the patch increases the equivalent inductance of the patch antenna, reduces the resonant frequency, and reduces the size of the patch and the patch antenna.
Fig. 4 is a schematic structural diagram of a patch antenna provided in an embodiment of the present invention. Fig. 5 is a schematic view of the patch of fig. 4. Fig. 8 is another schematic structural diagram of a patch according to an embodiment of the present invention. Fig. 11 is another schematic structural diagram of a patch according to an embodiment of the present invention. Fig. 14 is a schematic structural diagram of a patch antenna provided by an embodiment of the present invention when a plurality of patches are disposed.
Referring to fig. 4, 5, 8, 11 and 14, an embodiment of the present invention provides a patch antenna, which includes a dielectric substrate 10, a ground plate 20 and at least one patch 30, wherein the ground plate 20 and the patch 30 are respectively attached to two walls of the dielectric substrate 10 along a thickness direction, and each patch 30 is electrically connected to a feed network on the dielectric substrate 10 for inputting a signal; wherein, be equipped with many first gaps 31 on the paster 30, every first gap 31 all runs through paster 30 along the thickness direction of paster 30, and many first gaps 31 intersect, and the extending direction of every first gap 31 all is acute angle or the obtuse angle setting with the feed direction of paster 30.
Specifically, the patch antenna is applied to radio altimeters, environment detection instruments, missile telemetry, ETC.
The dielectric substrate 10 may be a high dielectric constant material such as a ferrite dielectric substrate or a ceramic dielectric substrate. The thickness of the dielectric substrate 10 is much smaller than the wavelength of the electromagnetic wave, and the thickness thereof may be 0.6mm to 1.2 mm.
The dielectric constant of the dielectric substrate 10 may be 5 to 15 depending on the material of the dielectric substrate 10. Alternatively, the dielectric constant of the dielectric substrate 10 may be 8 to 13. Wherein the resonant frequency of the patch antenna is inversely proportional to the square root of the dielectric constant, and the size of the patch 30 is inversely proportional to the square root of the dielectric constant when the resonant frequency of the patch antenna is fixed. That is, as the dielectric constant of the dielectric substrate 10 increases, the size of the patch 30 may decrease. However, the gain and bandwidth of the patch antenna decrease with increasing dielectric constant. Thus, when the dielectric constant becomes large, the bandwidth can be increased by increasing the thickness of the dielectric substrate 10.
The patch 30 and the ground plate 20 are made of metal. Illustratively, the patch 30 and the ground plate 20 may both be made of copper. Each patch 30 is connected to the excitation circuit through a feeding network, and can transmit or receive electromagnetic waves under excitation of the excitation circuit. Illustratively, the frequency range of the emitted electromagnetic waves can be 5.74GHz to 5.86GHz, and the electromagnetic waves can be identified by roadside equipment (RSU) arranged on an ETC lane.
The shape of the patch 30 may be any shape. Wherein, to facilitate quantifying patch 30 size and patch antenna performance parameters, the patch 30 may be of a regular geometric shape, such as a rectangle, a circle, a circular ring, etc. In the present embodiment, the patch 30 is illustrated as a square sheet structure, which is simple in structure and easy to mold. Meanwhile, circular polarization is easily achieved after the patches 30 are cut off at opposite corners. And when the side lengths of two adjacent sides of the patches 30 are equal, and after a plurality of patches 30 are arrayed, the patch antenna can easily meet the use requirement that the half-power beam width is less than 70 degrees on the horizontal plane and the vertical plane at the same time, and the patch antenna is prevented from being influenced by other electromagnetic waves in the environment.
The feeding mode of the patch antenna may be microstrip line feeding, coaxial line feeding, proximity coupling patch feeding, and the like, and this embodiment is not limited. Taking microstrip line feed as an example, the patch antenna further includes a microstrip line 40, one end of the microstrip line 40 is used for being connected with any side of the patch 30, and the other end of the microstrip line 40 is used for being electrically connected with a feed network on the dielectric substrate 10. The microstrip line 40 and the patch 30 are located in the same plane, and the manufacture is simple. And the matching of the input impedance of the patch antenna and the characteristic impedance of the feeder line can be realized by changing the length and the width of the feeder line.
To reduce the size of patch 30, a first slot 31 may be provided through patch 30 to increase the flow path of current through patch 30. The number of the first slits 31 is plural, so that the current can bypass the plural first slits 31 when flowing, and the sum of the increase of the current paths is large, which is beneficial to reducing the size of the patch 30.
The plurality of first slits 31 may be randomly distributed, for example, the plurality of first slits 31 are annularly distributed end to end. In the present embodiment, the plurality of first slits 31 intersect, for example, the plurality of first slits 31 intersect two by two, so that the position where the plurality of first slits 31 intersect can form a guiding function, so that the current flows around the first slits 31 at the intersecting position. Thus, the sum of the lengths of the current paths is large, corresponding to the current flowing once around the outer periphery of each first slit 31.
The extending direction of each first slot 31 is arranged at an acute or obtuse angle to the feeding direction of the patch 30.
Taking a square patch as an example, the microstrip line 40 may be connected to any one side or corner of the patch 30, and illustratively, the microstrip line 40 may be connected to any one side of the rectangular patch 30, and the side may be referred to as a feeding side. Then, the feeding direction is a direction perpendicular to the feeding side, and the perpendicular direction of the feeding direction is a direction parallel to the feeding side. When the extending direction of the first slot 31 is arranged at an acute angle or an obtuse angle with the feeding direction of the patch 30, the first slot 31 is arranged obliquely with respect to any side of the square patch.
When the first slot 31 extends in a direction perpendicular to the feeding side, the current flows first to the short side of the first slot 31 in the feeding direction, then flows around the short side and along the long side of the first slot 31 until flowing around the other short side of the first slot 31 and toward the side of the patch 30. Since the long side of the first slot 31 is parallel to the flow path of the current, which corresponds to no additional current path, the first slot 31 effectively increases the current path to the short side of the first slot 31, and since the short side of the first slot 31 is small in size, the first slot 31 disposed parallel to the feeding direction cannot effectively increase the current path.
Therefore, in the present embodiment, the extending direction of the first slot 31 is disposed at an acute angle or an obtuse angle with respect to the feeding direction, that is, the extending direction of the first slot 31 is disposed obliquely to the feeding edge and the feeding edge. In this way, each first slot 31 can effectively increase the current path length, the sum of the current paths is larger, and the size of the patch 30 is effectively reduced.
When the first slits 31 are disposed at the edge of the patch 30, for example, the intersection points of the plurality of first slits 31 are spaced from the center of the patch 30, and the size of the patch 30 is limited to be smaller at the edge of the patch 30, and the length of the first slits 31 is also smaller, so that the sum of the current paths increases less, and the size of the patch 30 decreases to a smaller extent.
In some alternative embodiments, the plurality of first slits 31 have intersection points, and each of the first slits 31 passes through the intersection point. This intersection point thus provides a guiding action, so that a current flows around each first slit 31 at the position of the intersection point. Thus, the sum of the lengths of the current paths is large, corresponding to the current flowing once around the outer periphery of each first slit 31.
In some alternative embodiments, the intersection of the first plurality of slits 31 is located at the center of the patch 30. In this way, the first slot 31 may be extended in any direction not parallel to the feeding direction, and the extended length may be set as needed as long as it does not penetrate through the edge of the patch 30. That is, the first slit 31 having a large length may be provided in the patch 30, and a bypass effect may be provided to a current flowing through a large portion of the center of the patch 30, thereby effectively increasing the length of the current path.
When the intersection of the plurality of first slits 31 is located at the central portion of the patch 30, the length of each first slit 31 may be set to be unequal. Optionally, in this embodiment, the lengths of the first slits 31 are equal, so that the length of each slit radiated from the intersection point is longer, and compared to a plurality of first slits with different lengths, the current path is longer, and the size of the patch 30 is effectively reduced.
When the intersection of the plurality of first slits 31 is located at the center of the patch 30, the midpoint of the first slit 31 may not coincide with the center of the patch 30. Optionally, in this embodiment, the midpoint of each first slit 31 is located at the center of the patch 30, so that the plurality of first slits 31 are regular in shape and easy to form.
Of course, in alternative embodiments, the length of each first slit 31 may be the same and the midpoint of each first slit 31 may be located at the center of the patch 30. Thus, the length of the current path can be effectively increased, the structure of the patch 30 can be simplified, and the patch 30 can be easily molded.
The number of the first slits 31 may be two, three, four or more. However, considering too much slot in the patch 30 may result in a reduced gain of the patch antenna. In this embodiment, the number of the first slits 31 may be two, and the extending directions of the two first slits 31 are perpendicular to each other, so that the structure is simple and the molding is easy. And thus, it is possible to maintain the gain of the patch antenna within a preset range while reducing the size of the patch 30, so that the patch antenna has a large propagation distance in a preset direction.
Taking a square patch as an example, it can be understood that the length of the square patch along the diagonal direction is relatively large, and the two first slits 31 may be arranged along the diagonal of the square patch. When the microstrip line 40 is connected to the side of the patch 30, it is possible to set the first slot 31 extending in the diagonal direction at an acute angle or an obtuse angle with respect to the feeding direction, and to make the first slot 31 have a large length. The sides of the square patches may be 3mm-10 mm. Which may be, for example, 5mm to 8mm, the patch 30 is not limited in size by this embodiment.
The following is a simulation of a patch antenna provided with first slots 31 of different lengths. Fig. 1 is a schematic structural diagram of a patch in the prior art. Fig. 2 is a simulation diagram of return loss of the patch antenna when the patch of fig. 1 is adopted. Fig. 3 is a schematic diagram of a simulation of gain-azimuth angle of the patch antenna when the patch of fig. 1 is used. Fig. 6 is a simulation diagram of return loss of the patch antenna when the patch of fig. 4 is used. Fig. 7 is a schematic diagram of a simulation of gain-azimuth angle of the patch antenna using the patch of fig. 4. Fig. 9 is a simulation diagram of return loss of the patch antenna when the patch of fig. 8 is used. Fig. 10 is a simulation of gain-azimuth angle of the patch antenna when the patch of fig. 8 is used.
Referring to fig. 1 to 3, fig. 6 and 7, and fig. 9 and 10, the following tables are tables showing performance parameters of the patch 30 and the patch antenna when different slot structures are provided.
Figure BDA0002876307160000081
It can be seen that when the number of patches 30 is one and no slot is provided for the patches 30, the center frequency of the patch antenna is 5.8GHz, the return loss at the center frequency is-18 dB, and the bandwidth of-10 dB is 350 MHz. And when the azimuth angle is 0 degrees, the maximum gain of the patch antenna is 4dB, and at the moment, the half-power beam widths of the patch antenna on the horizontal plane and the vertical plane are 84 degrees and 82 degrees respectively.
When the number of the patches 30 is one and the patches 30 are provided with two first slits 31 at the same time, the two first slits 31 have the same size, which is 3.9mm by 0.5 mm. At this time, the center frequency of the patch antenna is 5.8GHz, the return loss at the center frequency is-22 dB, and the bandwidth of-10 dB is 100 MHz. And when the azimuth angle is 0 degrees, the maximum gain of the patch antenna is 5.2dB, and at the moment, the half-power beam widths of the patch antenna on the horizontal plane and the vertical plane are respectively 84 degrees and 78 degrees.
When the number of the patches 30 is one and the patches 30 are provided with two first slits 31 at the same time, the two first slits 31 have the same size, which is 5.2mm by 0.5 mm. At this time, the center frequency of the patch antenna is 5.8GHz, the return loss at the center frequency is-30 dB, and the bandwidth of-10 dB is 50 MHz. And the azimuth angle is 0 deg., the maximum gain of the patch antenna reaches 2.7dB, and at this time, the half-power beam widths of the patch antenna on the horizontal plane and the vertical plane are 88 deg. and 78 deg., respectively.
That is, when the length of the first slot 31 is too large (see fig. 8-10), although the size of the patch 30 can be effectively reduced, the gain of the patch antenna is also reduced, for example, the gain of the patch antenna is less than 3dB when the patch 30 in fig. 8 is used. Thus, after the patches 30 are arrayed, the gain of the patch antenna cannot reach a preset range, for example, the gain is 5dB to 8dB, which easily results in a small propagation distance of the patch antenna.
When the length of the first slit 31 is appropriately reduced (see fig. 5 to 7), although the size of the patch 30 becomes larger with respect to the size of the drawing in fig. 8, the size thereof becomes smaller with respect to the size of the patch 30 without the first slit 31. And when the sizes of the ground plates 20 are the same, since the size of the patch 30 in fig. 5 is smaller than that of the patch 30 in fig. 1, and the ratio of the size of the patch 30 to the size of the ground plate 20 in fig. 5 is smaller than that of the patch 30 to the size of the ground plate 20 in fig. 1, the gain of the patch antenna using the patch 30 in fig. 5 becomes large and larger than 3 dB.
Therefore, the length of the first slot 31 can be reduced properly in the embodiment of the present application, for example, the length of the first slot 31 is set to be in the range of 0.5 to 0.7 times of the diagonal length of the square patch 30, which can reduce the size of the patch 30 and enable the gain of the patch antenna after array formation to be in a preset range.
Thus, with the appropriate reduction in the length of the first slits 31, there is still an annular region of non-slitting between the outer perimeter of the plurality of first slits 31 and the edge of the patch 30. In some alternative embodiments, the patch 30 is further provided with a second slit 32, the second slit 32 penetrates the patch 30 in the thickness direction of the patch 30, and the second slit 32 is provided outside the plurality of first slits 31 in the circumferential direction of the patch 30. In this way, the second slot 32 may also act as a bypass for the current to reduce the size of the patch 30. Meanwhile, since the current distribution at the edge of the patch 30 is small, the second slot 32 has a small influence on the gain of the patch antenna when it is disposed at the edge of the patch 30. That is, when the first slit 31 and the second slit 32 are simultaneously provided, the patch 30 can be reduced in size while maintaining a preset gain range.
The following simulates a patch antenna in which the first slot 31 and the second slot 32 are simultaneously disposed. Fig. 1 is a schematic structural diagram of a patch in the prior art. Fig. 2 is a simulation diagram of return loss of the patch antenna when the patch of fig. 1 is adopted.
Fig. 12 is a simulation diagram of return loss of the patch antenna when the patch of fig. 11 is used. Fig. 13 is a simulation diagram of gain-azimuth angle of the patch antenna when the patch of fig. 11 is used. Referring to fig. 1 to 3, 12 and 13, the following tables show the performance parameters of the patch 30 and the patch antenna when different slot structures are set.
Figure BDA0002876307160000101
When the number of the patches 30 is one, and the patches 30 are simultaneously provided with two first slits 31 and four second slits 32, the two first slits 31 have the same size, which is 5.2mm by 0.5 mm; the four second slits 32 have the same size, and the first bent portion 321 and the second bent portion 322 of each second slit 32 have the same length and width, which are 2.6mm by 0.4 mm. At this time, the center frequency of the patch antenna is 5.8GHz, the return loss at the center frequency is-16 dB, and the bandwidth of-10 dB is 70 MHz. And the azimuth angle is 0 deg., the maximum gain of the patch antenna is 4.7dB, and at this time, the half-power beam widths of the patch antenna on the horizontal plane and the vertical plane are 88 deg. and 78 deg., respectively.
As can be seen by comparing the first and third examples, the size of the patch 30 with the additional second slit 32 is smaller than the size of the patch 30 with the first slit 31 alone. Meanwhile, although the antenna gain is slightly small, the antenna gain is still within the range of more than 3dB, and the use requirement of the array is met.
The first slit 31 may be an annular slit and surrounds the peripheries of the plurality of first slits 31, and of course, the first slit 31 may also be a linear or arc slit, which is not limited in this embodiment.
The smaller the spacing between the first 31 and second 32 slits and between the second 32 slits and the edges of the patch 30, the better the streaming effect. The two distances can be set according to the requirement, for example, the distance can be 0.1mm-0.8mm as long as the processing requirement is met.
Since the size of the patch 30 is less affected by the width of the first slit 31 and the second slit 32, the width of the first slit 31 and the width of the second slit 32 are not limited in this embodiment, and the widths of the first slit 31 and the second slit 32 may be the same or different. Illustratively, the width of the first slit 31 may be 0.3mm to 3mm, and the width of the second slit 32 may be 0.2mm to 3 mm.
Of course, the number of the second slits 32 may also be multiple, and the multiple second slits 32 are arranged at intervals along the circumferential direction of the patch 30. In this way, a bypass effect on the current can be formed at a position between two adjacent second slits 32 to reduce the size of the patch 30.
The number of the second slits 32 may be two, three or more, and are spaced apart along the axial direction of the patch 30, and the embodiment is not limited thereto.
It can be understood that the larger the distance between two adjacent second slits 32, the smaller the extension length of the second slits 32, and the less the effect on the current flowing around. Therefore, in the present embodiment, the gap between two adjacent second slits 32 can be reduced. In some alternative embodiments, the spacing between two adjacent second slits 32 along the circumference of the patch 30 is less than the width of the second slits 32. The distance between two adjacent second slits 32 is only required to meet the processing requirement, and for example, the distance may be 0.1mm to 0.8 mm.
In some alternative embodiments, the second slit 32 includes a first extension and a second extension, each of which extends in a different direction; the extending direction of the first slit 31, the extending direction of the first extending portion, and the extending direction of the second extending portion intersect.
The first and second extensions may have different configurations for different second slot 32 configurations.
A square patch is taken as an example. The second slit 32 may be a strip slit extending along the side of the patch 30, in which case the first and second extensions may be two separate second slits 32 and extend along two adjacent sides of the square patch 30, respectively. The second slit 32 may also be a bent structure, for example, the second slit 32 includes a first bent portion 321 and a second bent portion 322 connected to each other, and the first bent portion 321 and the second bent portion 322 extend toward different directions, in which case, the first bent portion 321 and the second bent portion 322 form a first extending portion and a second extending portion, respectively. Of course, the lengths of the first bending portion 321 and the second bending portion 322 may be equal or different, and the embodiment is not limited.
This allows the first and second slots 31, 32 to be more closely spaced about the patch 30, and sufficiently slit about the patch 30 to reduce the size of the patch 30.
As can be seen from the above embodiments, no matter what slot structure is provided, when the patch antenna adopts one patch 30, the beam width of the patch antenna on the horizontal plane and the vertical plane is greater than 70 °, and the patch antenna is easily interfered by the surrounding signals.
In order to improve the anti-interference capability of the patch antenna, in some alternative embodiments, when the number of the patches 30 is multiple, the multiple patches 30 are spaced apart. For example, a plurality of patches 30 may be juxtaposed in either direction, or a plurality of patches 30 may be arrayed in the row and column directions. Wherein, the spacing between two adjacent patches 30 may be half of the wavelength. And the microstrip lines 40 of the multiple patches 30 are all located on the same side of the corresponding patch 30.
Referring to fig. 14, in some alternative embodiments, the patches 30 are disposed rotationally symmetrically around the center of the dielectric substrate 10, so that the length of the feeding network can be reduced.
When the dielectric substrate 10 is also rectangular, the side of the patch 30 may be disposed at an angle or parallel to the side of the dielectric substrate 10. In this embodiment, the side of the patch 30 is parallel to the side of the dielectric substrate 10, so that the patch 30 is easy to position and assemble.
And along the length direction of two adjacent sides of the dielectric substrate 10, the distribution lengths of the multiple patches 30 that are rotationally symmetrically arranged along the two directions are the same, so that the half-power beam widths of the patch antenna after array formation in the horizontal and vertical directions all reach a preset range, for example, less than 70 °. The situation that the half-power beam width in a certain direction exceeds a preset range is avoided, and therefore the anti-interference capability of the patch antenna after array combination is strong.
The microstrip lines 40 of each patch 30 are correspondingly and rotationally symmetrically arranged. In this way, the situation that the patch antenna is oversized in a certain direction is avoided. Meanwhile, the microstrip lines 40 are arranged between the two adjacent patches 30, so that the size between the two adjacent patches 30 is large, and the half-power beam width of the patch antenna after the array is reduced.
Next, a simulation is made of a patch antenna in which a plurality of patches in fig. 11 are simultaneously arranged. Fig. 15 is a simulation diagram of return loss of the patch antenna in fig. 14. Fig. 16 is a simulation diagram of gain-azimuth of the patch antenna of fig. 14. Fig. 17 is a schematic view of the return loss simulation of the patch antenna after the dielectric constant of the dielectric substrate is changed. Fig. 18 is a schematic diagram illustrating simulation of gain-azimuth of the patch antenna after changing dielectric constant of the dielectric substrate according to an embodiment of the present invention.
Referring to fig. 1 to 3 and 15 to 18, the following tables show the performance parameters of the patch 30 and the patch antenna when different slot structures are configured.
Figure BDA0002876307160000131
That is, when the number of the patches 30 is four, the center frequency of the patch antenna is 5.8GHz, the return loss at the center frequency is-33 dB, and the bandwidth of-10 dB is 170MHz, which meets the requirement of the bandwidth being greater than 10 MHz. And when the azimuth angle is-4 degrees, the maximum gain of the patch antenna reaches 7.3dB, which is larger than the gain of the existing seamless patch antenna, so that the patch antenna can cover a larger distance. And the half-power beam width of the patch antenna on the horizontal plane and the vertical plane is respectively 68 degrees and 67 degrees, so that the use requirement that the half-power beam width is less than 70 degrees is met.
Therefore, the gain of the patch antenna after array formation is larger than 7dB, and the requirement of communication distance is met. And the half-power beam width of the patch antenna on the horizontal plane and the vertical plane is less than 70 degrees, and the anti-interference capability is strong.
When the number of the patches 30 is one, no slot is arranged on the patches 30, and the dielectric constant of the dielectric substrate 10 is 10, the center frequency of the patch antenna is 5.8GHz, the return loss at the center frequency is-23 dB, and the bandwidth of-10 dB is 120 MHz. And when the azimuth angle is 0 degrees, the maximum gain of the patch antenna is 4dB, and at the moment, the half-power beam widths of the patch antenna on the horizontal plane and the vertical plane are 78 degrees and 82 degrees respectively. That is, the size of the patch 30 can be reduced while maintaining the antenna gain by increasing the dielectric constant of the dielectric substrate 10 relative to the patch 30 having no gap and no change in dielectric constant.
The embodiments or implementation modes in the present specification are described in a progressive manner, each embodiment focuses on differences from other embodiments, and the same and similar parts among the embodiments may be referred to each other.
In the description of the present specification, reference to the terms "one embodiment", "some embodiments", "illustrative embodiments", "example", "specific example", or "some examples" or the like means that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the present invention. In this specification, schematic representations of the above terms do not necessarily refer to the same embodiment or example. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples.
Finally, it should be noted that: the above embodiments are only used to illustrate the technical solution of the present invention, and not to limit the same; although the present invention has been described in detail with reference to the foregoing embodiments, it should be understood by those skilled in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some or all of the technical features may be equivalently replaced; such modifications and substitutions do not depart from the spirit and scope of the present invention.

Claims (10)

1. A patch antenna is characterized by comprising a dielectric substrate, a ground plate and at least one patch, wherein the ground plate and the patch are respectively attached to two wall surfaces of the dielectric substrate along the thickness direction, and each patch is electrically connected with a feed network on the dielectric substrate and used for inputting signals;
wherein, be equipped with many first gaps on the paster, every first gap is all followed the thickness direction of paster runs through the paster, just many first gaps are crossing, every the extending direction in first gap all with the feed direction of paster is acute angle or obtuse angle setting.
2. A patch antenna according to claim 1, wherein said plurality of first slots have intersection points, each of said first slots passing through said intersection point.
3. A patch antenna according to claim 2, wherein the intersection of said first plurality of slots is located at the center of said patch.
4. A patch antenna according to claim 1, wherein each of said first slots is equal in length; and/or the middle point of each first slit is positioned in the center of the patch.
5. A patch antenna according to claim 1, wherein the number of said first slots is two, and the extending directions of said two first slots are arranged perpendicularly.
6. A patch antenna according to any one of claims 1 to 5, wherein a second slot is provided in said patch, said second slot penetrating said patch in a thickness direction thereof, said second slot being provided outside said plurality of first slots in a circumferential direction of said patch.
7. A patch antenna according to claim 6, wherein the number of the second slots is plural, and the plural second slots are arranged at intervals in the circumferential direction of the patch;
the distance between every two adjacent second gaps along the circumferential direction of the patch is smaller than the width of each second gap.
8. A patch antenna according to claim 6, wherein said second slot includes a first extension and a second extension, each of said first extension and said second extension extending in a different direction;
the extending direction of the first slit, the extending direction of the first extending portion, and the extending direction of the second extending portion intersect.
9. A patch antenna according to any one of claims 1 to 5, wherein when the number of said patches is plural, the plural patches are arranged at intervals.
10. A patch antenna according to claim 9, wherein a plurality of said patches are arranged rotationally symmetrically around the center of said dielectric substrate.
CN202023336001.3U 2020-12-30 2020-12-30 Patch antenna Active CN214176234U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202023336001.3U CN214176234U (en) 2020-12-30 2020-12-30 Patch antenna

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202023336001.3U CN214176234U (en) 2020-12-30 2020-12-30 Patch antenna

Publications (1)

Publication Number Publication Date
CN214176234U true CN214176234U (en) 2021-09-10

Family

ID=77612209

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202023336001.3U Active CN214176234U (en) 2020-12-30 2020-12-30 Patch antenna

Country Status (1)

Country Link
CN (1) CN214176234U (en)

Similar Documents

Publication Publication Date Title
CN110165399A (en) The dual-band antenna and electronic equipment of single port feed
CN210926318U (en) Low-profile broadband microstrip antenna based on super surface
CN210443662U (en) Novel K-band high-gain metamaterial microstrip antenna
CN104953295A (en) Small-size directional slot antenna
CN107799888B (en) Dual-frequency high-gain patch antenna
US20200411966A1 (en) Radiator, antenna and base station
CN110429379B (en) Gap-coupled short-circuited patch antenna with symmetrical and differential beams
KR102095943B1 (en) Dual broadband microstrip patch antenna with shared aperture
CN214176234U (en) Patch antenna
EP0487053A1 (en) Improved antenna structure
CN217281205U (en) Antenna assembly and vehicle radar
CN101847785B (en) Dual-frequency planar microstrip antenna
CN214176233U (en) Patch antenna
CN215989232U (en) Antenna and antenna array
CN110729557A (en) EBG structure and millimeter wave microstrip antenna based on EBG structure
CN112803150A (en) Patch antenna
CN113437499B (en) Circularly polarized microstrip antenna and antenna array
CN112803149A (en) Patch antenna
CN114284712A (en) Broadband high-gain planar end-fire antenna based on artificial surface plasmon
CN210607637U (en) Microstrip slot patch antenna
US11189913B2 (en) Antenna structure for extended distance radar function and electronic device using the same
CN108565548B (en) Millimeter wave antenna
CN210778967U (en) EBG structure and millimeter wave microstrip antenna based on EBG structure
CN109103580B (en) Magnetic pole filtering antenna array
CN115101931B (en) Antenna and radar apparatus

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant