CN213028113U - Network security data acquisition and storage system - Google Patents
Network security data acquisition and storage system Download PDFInfo
- Publication number
- CN213028113U CN213028113U CN202023032085.1U CN202023032085U CN213028113U CN 213028113 U CN213028113 U CN 213028113U CN 202023032085 U CN202023032085 U CN 202023032085U CN 213028113 U CN213028113 U CN 213028113U
- Authority
- CN
- China
- Prior art keywords
- module
- data
- storage system
- data acquisition
- network security
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The utility model discloses a network security data acquisition storage system relates to communication equipment technical field. The network security data acquisition and storage system specifically comprises a server, an interface module for acquiring data, a cache module for caching the data acquired by the interface module, an acceleration module for unpacking the data in the cache module, and an arbitration routing module for arbitrating the unpacked data and uploading an arbitration result to the server. The data acquisition capability is improved.
Description
Technical Field
The utility model relates to a communication equipment technical field, in particular to network security data gathers storage system.
Background
In the internet and information technology fields, network applications such as Web servers receive messages from the underlying network card hardware and protocol stacks of operating systems, and receive network packets and perform processing, distribution, etc. functions consume a large amount of CPU computing resources. With the increase of network bandwidth and the demand of people for multimedia information, it is a goal to improve the processing capability of a server on network data packets only by increasing the working frequency and the number of cores of a server CPU, expanding the memory of the server, and the like.
SUMMERY OF THE UTILITY MODEL
The utility model aims at providing a network security data gathers storage system aims at improving data acquisition ability.
In order to realize the above-mentioned purpose, the utility model provides a network security data acquisition storage system, including the server, still including the interface module that is used for data collection, be used for right the data that interface module gathered carry out the cache module of buffer memory, be used for with data among the cache module unpack with higher speed the module to and arbitrate and upload the arbitration result to the arbitration routing module of server to the data after unpacking.
In an embodiment of the present application, the interface module is an ethernet media access controller.
In an embodiment of the present application, the number of the ethernet media access controllers is at least four in parallel.
In an embodiment of the present application, the buffer module is a FIFO.
In an embodiment of the present application, the number of the cache modules is equal to the number of the interface modules.
In an embodiment of the application, the arbitration routing module includes a DDR control module, an arbitration module, and a routing module, which are connected in sequence, wherein the DDR control module is connected to the cache module.
In an embodiment of the present application, a DMA control module for controlling data interaction between the cache module and the arbitration routing module is further disposed between the cache module and the arbitration routing module.
In an embodiment of the present application, the server is an X86 server.
In an embodiment of the present application, a SDRAM for temporarily storing data is further disposed between the server and the arbitrated route.
According to the method and the device, the interface module used for collecting data is used for collecting the network message data, the transmission rate of the network data is lower than that of the uploading processing data, and the cache module is arranged between the interface module and the acceleration module to realize data transmission between different rates, so that the message data is guaranteed to be transmitted at the maximum rate all the time. The cache module after completing data receiving transmits data to the acceleration module to realize data acceleration, and realizes data forwarding through the arbitration routing module, thereby ensuring fair transmission among data, reducing the pressure of directly acquiring data by the server, and improving the data acquisition capacity.
Drawings
The invention will be described in detail with reference to the following embodiments and the accompanying drawings, in which:
fig. 1 is a schematic structural diagram of a first embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention clearer, the present invention is described in detail with reference to the accompanying drawings and embodiments. It should be understood that the following specific examples are only for illustrating the present invention and are not to be construed as limiting the present invention.
In order to realize the above-mentioned purpose, the utility model provides a network security data acquisition storage system, including the server, still including the interface module that is used for data collection, be used for right the data that interface module gathered carry out the cache module of buffer memory, be used for with data among the cache module unpack with higher speed the module to and arbitrate and upload the arbitration result to the arbitration routing module of server to the data after unpacking.
Specifically, the interface module is used for acquiring data messages in a network, and the interface of the interface module adopts a common interface in the prior art, such as an ethernet media access controller, and the ethernet media access controller is compatible with the output ends of most data lines in the prior art, so that the applicability of the network security data acquisition and storage system is improved. Of course, other interfaces, such as FC type optical fiber connector, SC type optical fiber connector, ST type optical fiber connector, etc., may be adopted according to the design requirement, and the optical fiber connector is adopted to improve the data transmission rate, reduce the interference of electromagnetic signals to data, and ensure the stability of data.
Because the transmission of the message data has continuity, the buffer module temporarily stores the data acquired by the interface module, and sends the buffer data at a set rate after the buffer module completely buffers all the data acquired by the interface module. Thereby enabling switching between different rates. It is conceivable that the bit width of the data at both ends of the cache module can be manually set. The cache module may adopt a FIFO commonly used in the prior art, and certainly, according to the design requirement, other cache modules may also be adopted to cache data, and there is no limitation one by one.
The acceleration module disassembles the data message in the cache module, so that the subsequent high-speed analysis of the data is facilitated.
After the acceleration module completes the disassembly of the data message, the acceleration module transmits the data message to a server, and the server in the application refers to a computer or a computer cluster with high processing capacity.
According to the method and the device, the interface module used for collecting data is used for collecting the network message data, the transmission rate of the network data is lower than that of the uploading processing data, and the cache module is arranged between the interface module and the acceleration module to realize data transmission between different rates, so that the message data is guaranteed to be transmitted at the maximum rate all the time. The cache module after completing data receiving transmits data to the acceleration module to realize data acceleration, and realizes data forwarding through the arbitration routing module, thereby ensuring fair transmission among data, reducing the pressure of a server for directly acquiring data and improving the data acquisition capacity.
In an embodiment of the present application, the interface module is an ethernet media access controller.
In an embodiment of the present application, the number of the ethernet media access controllers is at least four in parallel.
Specifically, four ethernet media access controllers can be used for accessing a plurality of data in parallel, so that the data acquisition capacity is improved.
In an embodiment of the present application, the buffer module is a FIFO.
FIFO is used for balancing the speed difference between different transmission speeds, and the transmission speed of data is improved.
In an embodiment of the present application, the number of the cache modules is equal to the number of the interface modules.
The number of the cache modules is set to be consistent with that of the interface modules, and the data of each port can be guaranteed to be transmitted at high speed. Because the input bit width and the output bit width of the FIFO memory can be manually set, different rates can be carried out between the ports for data interaction, and the applicability of the system is improved.
In an embodiment of the application, the arbitration routing module includes a DDR control module, an arbitration module, and a routing module, which are connected in sequence, wherein the DDR control module is connected to the cache module.
Specifically, the DDR control module controls a clock signal, an always-on signal, a chip select signal, a row address signal, a column address signal, and the like of the DDR, where the DDR refers to a double-rate synchronous dynamic random access memory, the arbitration module refers to a system where multiple devices or modules may simultaneously apply for a right to use a bus, in order to avoid bus collision, a bus arbitration mechanism needs to reasonably control and manage an applicant who needs to occupy the bus in the system, when multiple appliers simultaneously propose a bus request, which should obtain the right to use the bus is arbitrated by a certain priority algorithm, and the routing module refers to forwarding data to a corresponding address.
In an embodiment of the present application, a DMA control module for controlling data interaction between the cache module and the arbitration routing module is further disposed between the cache module and the arbitration routing module.
Specifically, DMA automatically moves data without adopting an interrupt mode for processing, thereby reducing the working pressure of the processor
In an embodiment of the present application, the server is an X86 server.
In an embodiment of the present application, a SDRAM for temporarily storing data is further disposed between the server and the arbitrated route.
The data is cached in advance through the SDRAM, so that the data is convenient to call, and the data congestion is avoided.
The above only be the preferred embodiment of the utility model discloses a not consequently restriction the utility model discloses a patent range, all are in the utility model discloses a conceive, utilize the equivalent structure transform of what the content was done in the description and the attached drawing, or direct/indirect application all is included in other relevant technical field the utility model discloses a patent protection within range.
Claims (9)
1. The network security data acquisition and storage system comprises a server and is characterized by further comprising an interface module for acquiring data, a cache module for caching the data acquired by the interface module, an acceleration module for unpacking the data in the cache module, and an arbitration routing module for arbitrating the unpacked data and uploading an arbitration result to the server.
2. The network security data acquisition and storage system of claim 1 wherein the interface module is an ethernet media access controller.
3. The network security data acquisition and storage system of claim 2 wherein the ethernet media access controllers are at least four in parallel.
4. The network security data acquisition storage system as set forth in claim 1 wherein said cache module is a FIFO.
5. The network security data acquisition and storage system of claim 4 wherein the number of cache modules is equal to the number of interface modules.
6. The network security data acquisition and storage system of claim 1, wherein the arbitration routing module comprises a DDR control module, an arbitration module and a routing module which are connected in sequence, wherein the DDR control module is connected to the cache module.
7. The network security data acquisition and storage system of claim 1, wherein a DMA control module for controlling data interaction between the cache module and the arbitration routing module is further disposed between the cache module and the arbitration routing module.
8. The network security data acquisition and storage system of claim 1 wherein the server is an X86 server.
9. The network security data acquisition and storage system of claim 1, further comprising a SDRAM for temporarily storing data between the server and the arbitrated route.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202023032085.1U CN213028113U (en) | 2020-12-16 | 2020-12-16 | Network security data acquisition and storage system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202023032085.1U CN213028113U (en) | 2020-12-16 | 2020-12-16 | Network security data acquisition and storage system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN213028113U true CN213028113U (en) | 2021-04-20 |
Family
ID=75482912
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202023032085.1U Active CN213028113U (en) | 2020-12-16 | 2020-12-16 | Network security data acquisition and storage system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN213028113U (en) |
-
2020
- 2020-12-16 CN CN202023032085.1U patent/CN213028113U/en active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101867511B (en) | Pause frame sending method, associated equipment and system | |
Larsen et al. | Architectural breakdown of end-to-end latency in a TCP/IP network | |
US11403247B2 (en) | Methods and apparatus for network interface fabric send/receive operations | |
EP1883240B1 (en) | Distributed multi-media server system, multi-media information distribution method, program thereof, and recording medium | |
CN102841869B (en) | Multi-channel I2C controller based on FPGA | |
US20120102245A1 (en) | Unified i/o adapter | |
US7469309B1 (en) | Peer-to-peer data transfer method and apparatus with request limits | |
US10318473B2 (en) | Inter-device data-transport via memory channels | |
US9137173B2 (en) | Devices and methods for interconnecting server nodes | |
CN112445735A (en) | Method, computer equipment, system and storage medium for transmitting federated learning data | |
CN116069711A (en) | Direct memory access controller, heterogeneous device, memory access method and medium | |
CN213028113U (en) | Network security data acquisition and storage system | |
CN106844263B (en) | Configurable multiprocessor-based computer system and implementation method | |
US9137167B2 (en) | Host ethernet adapter frame forwarding | |
CN116471242A (en) | RDMA-based transmitting end, RDMA-based receiving end, data transmission system and data transmission method | |
CN112995245B (en) | Configurable load balancing system and method based on FPGA | |
CN1930555A (en) | Method and system for coalescing coherence messages | |
Larsen et al. | Platform io dma transaction acceleration | |
CN107085557A (en) | Direct memory access system and associated method | |
CN1191530C (en) | PCI bridge with improved structure | |
JP2762506B2 (en) | Line controller | |
CN112231263B (en) | FPGA intermediate layer card extends device | |
CN115529275B (en) | Message processing system and method | |
CN109634880B (en) | Data acquisition equipment, data interaction equipment and data acquisition system | |
CN109815178B (en) | Method for setting data caching mechanism in bus conversion and bus conversion system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |