CN212231476U - Single-wire power supply and half-duplex communication bus circuit - Google Patents
Single-wire power supply and half-duplex communication bus circuit Download PDFInfo
- Publication number
- CN212231476U CN212231476U CN202020478987.9U CN202020478987U CN212231476U CN 212231476 U CN212231476 U CN 212231476U CN 202020478987 U CN202020478987 U CN 202020478987U CN 212231476 U CN212231476 U CN 212231476U
- Authority
- CN
- China
- Prior art keywords
- slave
- host
- duplex
- power supply
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The embodiment of the application discloses a single-wire power supply and half-duplex communication bus circuit. According to the technical scheme provided by the embodiment of the application, the half-duplex power supply data bus is arranged, and the host circuit module is butted with the slave circuit module through the half-duplex power supply data bus, so that the host equipment and the slave equipment can carry out data transmission. Meanwhile, the input end of the host power input interface is in butt joint with a host power supply, the output end of the host power input interface is in butt joint with the first end of the half-duplex power supply data bus, the input end of the slave power output interface is in butt joint with the second end of the half-duplex power supply data bus, and the output end of the slave power output interface is in butt joint with the input end of the slave power supply, so that the host device supplies power to the slave. By adopting the technical means, the master-slave communication system can communicate through the single bus and supply power to the slave equipment, so that the wiring of the master-slave communication system is simplified, the arrangement cost of a system power supply is saved, and the power taking of the slave equipment is optimized.
Description
Technical Field
The embodiment of the application relates to the technical field of circuit communication, in particular to a single-wire power supply and half-duplex communication bus circuit.
Background
At present, in a traditional separated master-slave communication system, usually, a master machine and a slave machine need to use a separate power supply to supply power, so as to realize communication connection between the master machine and the slave machine. In such a system, the power supply and the communication line are separately provided, and the wiring thereof is relatively complicated. The slave device needs to be additionally connected with a power supply in a pulling manner, so that the system arrangement cost is increased, and the difficulty of the arrangement of the slave device is further increased in a scene that the power supply cannot be connected in the pulling manner.
SUMMERY OF THE UTILITY MODEL
The embodiment of the application provides a single-wire power supply and half-duplex communication bus circuit, which can provide a half-duplex power supply data bus for slave equipment, simplify the wiring of a master-slave communication system and facilitate the power taking of the slave equipment.
The embodiment of the application provides a single-wire power supply and half-duplex communication bus circuit, which comprises a host circuit module, a half-duplex power supply data bus and a slave circuit module;
the host circuit module comprises a host power input interface, a host data sending interface, a first level conversion module, a first comparator and a host data receiving interface;
the slave circuit module comprises a slave power output interface, a slave data sending interface, a second level conversion module, a second comparator and a slave data receiving interface;
the input end of the host power supply input interface is used for being butted with a host power supply, the output end of the host power supply input interface is butted with the first end of the half-duplex power supply data bus, the input end of the slave power supply output interface is butted with the second end of the half-duplex power supply data bus, and the output end of the slave power supply input interface is used for being butted with the slave power supply input end;
the input end of the host data sending interface is used for being butted with a host data output network, the output end of the host data sending interface is butted with the input end of the first level conversion module and is used for carrying out signal level conversion, the output end of the first level conversion module is butted with the first end of the half-duplex power data bus, the in-phase input end of the second comparator is butted with the second end of the half-duplex power data bus, the reverse-phase input end of the second comparator is butted with the output end of the slave power output interface, the second comparator is used for carrying out signal level recovery, the output end of the second comparator is butted with the input end of the slave data receiving interface, and the output end of the slave data receiving interface is used for being butted with;
the input end of the slave data sending interface is used for being butted with a slave data output network, the output end of the slave data sending interface is butted with the input end of the second level conversion module and is used for carrying out signal level conversion, the output end of the second level conversion module is butted with the second end of the half-duplex power data bus, the in-phase input end of the first comparator is butted with the first end of the half-duplex power data bus, the reverse-phase input end of the first comparator is butted with the output end of the host power input interface, the first comparator is used for level signal recovery, the output end of the first comparator is butted with the input end of the host data receiving interface, and the output end of the host data receiving interface is butted with the host data.
Preferably, the slave circuit module further includes a power conversion unit, and the power conversion unit is connected in series between the second end of the half-duplex power data bus and the input end of the slave power output interface, and is configured to perform voltage conversion.
Preferably, the first level conversion module includes a first triode and a first N-MOS transistor, a base of the first triode is connected to an output terminal of the host data transmission interface in a butt joint manner, an emitter is connected to an output terminal of the host power input interface in a butt joint manner, a collector is connected to a gate of the first N-MOS transistor in a butt joint manner, a drain of the first N-MOS transistor is grounded, and a source is connected to a first end of the half-duplex power data bus in a butt joint manner.
Preferably, the first level conversion module further includes a first resistor and a second resistor, the first resistor is connected in series between the source of the first N-MOS transistor and the first end of the half-duplex power data bus, the first end of the second resistor is in butt joint with the first resistor, and the second end is in butt joint with the output end of the host power input interface.
Preferably, the host circuit module further includes a third resistor, a first end of the third resistor is connected to the base of the first triode, and a second end of the third resistor is connected to the emitter of the first triode.
Preferably, the slave circuit module further includes a fourth resistor, and the fourth resistor is connected in series between the second end of the half-duplex power data bus and the non-inverting input terminal of the second comparator.
Preferably, the second level conversion module includes a second triode and a second N-MOS transistor, a base of the second triode is connected to an output end of the slave data transmission interface in a butt joint manner, a collector of the second triode is grounded, an emitter of the second triode is connected to a gate of the second N-MOS transistor in a butt joint manner, a drain of the second N-MOS transistor is grounded, and a source of the second N-MOS transistor is connected to a second end of the half-duplex power data bus in a butt joint manner.
Preferably, the second level shift module further includes a fifth resistor, and the fifth resistor is connected in series between the source of the second N-MOS transistor and the second end of the half-duplex power data bus.
Preferably, the slave circuit module further includes a sixth resistor, a first end of the sixth resistor is connected to the base of the second triode in a butt joint mode, and a second end of the sixth resistor is connected to the emitter of the second triode in a butt joint mode.
Preferably, the host circuit module further includes a seventh resistor, and the seventh resistor is connected in series between the first end of the half-duplex power data bus and the non-inverting input end of the first comparator.
According to the single-wire power supply and half-duplex communication bus circuit provided by the embodiment of the application, the half-duplex power supply data bus is arranged, and the host circuit module is butted with the slave circuit module through the half-duplex power supply data bus, so that data transmission is carried out between the host equipment and the slave equipment. Meanwhile, the input end of the host power input interface is in butt joint with a host power supply, the output end of the host power input interface is in butt joint with the first end of the half-duplex power supply data bus, the input end of the slave power output interface is in butt joint with the second end of the half-duplex power supply data bus, and the output end of the slave power output interface is in butt joint with the input end of the slave power supply, so that the host device supplies power to the slave. By adopting the technical means, the master-slave communication system can communicate through the single bus and supply power to the slave equipment, so that the wiring of the master-slave communication system is simplified, the arrangement cost of a system power supply is saved, and the power taking of the slave equipment is optimized.
Drawings
FIG. 1 is a circuit diagram of a host module in a single-wire powered and half-duplex communication bus circuit according to an embodiment of the present disclosure;
fig. 2 is a circuit diagram of a slave module in a single-wire power supply and half-duplex communication bus circuit according to an embodiment of the present application.
Detailed Description
In order to make the objects, technical solutions and advantages of the present application more apparent, specific embodiments of the present application will be described in detail with reference to the accompanying drawings. It is to be understood that the specific embodiments described herein are merely illustrative of the application and are not limiting of the application. It should be further noted that, for the convenience of description, only some but not all of the relevant portions of the present application are shown in the drawings. The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that all other embodiments obtained by a person of ordinary skill in the art without any creative work belong to the scope of the present invention. In the embodiments of the present application, the orientation or positional relationship indicated by the orientation terms is based on the orientation or positional relationship shown in the drawings. These terms are used primarily to better describe the invention and its embodiments, and are not intended to limit the indicated devices, elements or components to a particular orientation or to be constructed and operated in a particular orientation. Terms may be used in addition to positional or orientational relationships and may be used in other meanings such as the term "on" may also be used in some cases to denote a certain relationship or relationship of attachment. The specific meaning of these terms in the present invention can be understood by those of ordinary skill in the art as appropriate. Furthermore, the terms "mounted," "disposed," "provided," "connected," and "connected" are to be construed broadly. For example, it may be a fixed connection, a removable connection, or a unitary construction; can be a mechanical connection, or an electrical connection; may be directly connected, or indirectly connected through intervening media, or may be in internal communication between two devices, elements or components. The specific meaning of the above terms in the present invention can be understood according to specific situations by those skilled in the art. Furthermore, the terms "first," "second," and the like, are used primarily to distinguish one device, element, or component from another (the specific nature and configuration may be the same or different), and are not used to indicate or imply the relative importance or number of the indicated devices, elements, or components. "plurality" means two or more unless otherwise specified.
The single-wire power supply and half-duplex communication bus circuit aims to achieve sending and receiving of signal data of slave equipment and host equipment by means of a half-duplex power supply data bus and achieve power supply of the host equipment to the slave equipment through the half-duplex power supply data bus by means of the half-duplex power supply data bus, so that the arrangement of a power supply of the slave equipment is simplified, and the circuit arrangement of a master-slave communication system is simpler. For a traditional master-slave communication system, when slave equipment of the traditional master-slave communication system runs, an independent power supply needs to be arranged at one end of the slave equipment to supply power to the slave equipment. The cost of arranging the independent power supply is relatively high, and an additional power supply circuit needs to be arranged, so that the circuit arrangement is relatively complicated, and the cost is relatively high. In addition, for some application scenes which are not suitable for pulling and setting the power supply, the slave equipment is more difficult to take power. Therefore, the single-wire power supply and half-duplex communication bus circuit provided by the embodiment of the application is provided to solve the technical problem that slave equipment in the existing master-slave communication system is difficult to take power.
Example (b):
the embodiment of the present application provides a single-wire power supply and half-duplex communication bus circuit, and with reference to fig. 1 to 2, the single-wire power supply and half-duplex communication bus circuit specifically includes: the system comprises a host circuit module, a half-duplex power supply data bus and a slave circuit module; the host circuit module comprises a host power supply input interface VCC, a host data transmitting interface M-TXD, a first level conversion module, a first comparator U2 and a host data receiving interface M-RXD; the slave circuit module comprises a slave power output interface VCC-S, a slave data transmitting interface S-TXD, a second level conversion module, a second comparator and a slave data receiving interface; the input end of the host power supply input interface VCC is used for being connected with a host power supply, the output end of the host power supply input interface VCC is connected with the first end of the half-duplex power supply data bus, the input end of the slave power supply output interface VCC-S is connected with the second end of the half-duplex power supply data bus, and the output end of the slave power supply input interface VCC-S is used for being connected with the slave power supply input end; the input end of the host data sending interface M-TXD is used for butting a host data output network, the output end of the host data sending interface M-TXD is butted with the input end of the first level conversion module and is used for carrying out signal level conversion, the output end of the first level conversion module is butted with the first end of the half-duplex power supply data bus, the non-inverting input end of the second comparator is butted with the second end of the half-duplex power supply data bus, the inverting input end of the second comparator is butted with the output end of the slave power supply output interface VCC-S, the second comparator is used for carrying out signal level recovery, the output end of the second comparator is butted with the input end of the slave data receiving interface, and the output end of the slave data receiving interface is; the input end of the slave data sending interface S-TXD is used for being connected to a slave data output network, the output end of the slave data sending interface S-TXD is connected to the input end of the second level conversion module for performing signal level conversion, the output end of the second level conversion module is connected to the second end of the half-duplex power data bus, the non-inverting input end of the first comparator U2 is connected to the first end of the half-duplex power data bus, the inverting input end of the first comparator U2 is connected to the output end of the host power input interface VCC, the first comparator U2 is used for level signal recovery, the output end of the first comparator U2 is connected to the input end of the host data receiving interface M-RXD, and the output end of the host data receiving interface M-RXD is connected to a host.
Specifically, when the host device supplies power to the slave device, the host power supply of the host device is used as a power supply, and electric energy is input into the host circuit module through an input interface of the host power supply and is transmitted to one end of the slave circuit module through a half-duplex power supply data bus. The slave circuit module obtains the electric energy transmitted by the host circuit module through a half-duplex power supply data bus, and further outputs the electric energy through a slave power supply output interface VCC-S for the slave equipment to get electricity. It should be noted that, in practical applications, a plurality of slave devices may be provided, and each slave device obtains the electric energy provided by the host power supply through the circuit of its own slave circuit module on the half-duplex power supply data bus, and obtains electricity to operate corresponding to the slave power supply output interface VCC-S of the slave circuit module.
In another aspect, the half-duplex power data bus is used for data communication between the master device and the slave device. When the master device needs to send data to the slave device, the master data needing to be sent is sent to a master data sending interface M-TXD of the master module circuit through a master data output network. The master module circuit further transmits the signal data to the first level conversion module to perform level conversion on the master data, the master data is coupled to the half-duplex power supply data bus after the level conversion and is sent to the slave circuit module through the half-duplex power supply data bus, the slave circuit module acquires the master data from the half-duplex power supply data bus, the level of the master data is recovered through the second comparator, and finally the master data is output to the slave data input network from the slave data receiving interface, so that the master data is issued to one end of the slave equipment by the master equipment. Similarly, when the slave device needs to send the slave data to the master device, the slave data sent by the slave data output network is received through the slave data sending interface S-TXD, the slave data is subjected to level conversion through the second level conversion module, and the slave data with the converted level is coupled to the half-duplex power data bus. And the slave data is transmitted to the host circuit module through the half-duplex power supply data bus, the host circuit module acquires the slave data from the half-duplex power supply data bus, the level of the slave data is recovered through the second comparator, and the slave data is finally output to a host data input network from a host data receiving interface M-RXD. Therefore, single-wire power supply and data transmission of the master-slave communication system are realized, and circuit wiring of the system is simplified.
Specifically, the slave circuit module further includes a power conversion unit, and the power conversion unit is connected in series between the second end of the half-duplex power data bus and the input end of the slave power output interface VCC-S, and is configured to perform voltage conversion. The voltage conversion module can be a voltage conversion module such as a transformer, and performs voltage conversion through the voltage conversion module, so that the power supply voltage provided by the main machine power supply is suitable for being used by the slave machine equipment.
Further, the first level shift module includes a first transistor Q1 and a first N-MOS transistor Q2, a base of the first transistor Q1 is connected to an output terminal of the host data transmission interface M-TXD, an emitter is connected to an output terminal of the host power input interface VCC, a collector is connected to a gate of the first N-MOS transistor Q2, a drain of the first N-MOS transistor Q2 is grounded, and a source is connected to the first end of the half-duplex power data bus. The first level conversion module further comprises a first resistor R4 and a second resistor R1, the first resistor R4 is connected in series between the source of the first N-MOS transistor Q2 and the first end of the half-duplex power supply data bus, the first end of the second resistor R1 is connected with the first resistor R4 in a butt joint mode, and the second end of the second resistor R1 is connected with the output end of the host power supply input interface VCC in a butt joint mode. The host circuit module further comprises a third resistor R3, wherein a first end of the third resistor R3 is connected with the base electrode of the first triode Q1, and a second end is connected with the emitter electrode of the first triode Q1. The slave circuit module further comprises a fourth resistor R2, the fourth resistor R2 is connected in series between the second end of the half-duplex power data bus and the non-inverting input of the second comparator.
When the host circuit module performs level conversion, the level conversion is performed through the cooperation of the first triode and the first N-MOS transistor Q2, and the level of the host data signal is further reduced through the voltage division of the first resistor R4 and the second resistor R1. After the host data signal is coupled to the half-duplex power data bus, a small level jump occurs in the network of the half-duplex power data bus. After one end of the slave circuit module acquires the small-amplitude level jitter, the small-amplitude level jitter is compared through a second comparator according to a preset comparison level, wherein the comparison level is acquired through an output end of a slave power supply output interface VCC-S. And after comparison, the level of the master data is restored to the slave data receiving interface.
In addition, the second level conversion module comprises a second triode Q4 and a first N-MOS tube Q3, wherein the base electrode of the second triode Q4 is connected with the output end of the slave data transmission interface S-TXD in an abutting mode, the collector electrode of the second triode Q4 is connected with the ground, the emitter electrode of the second triode Q3526 is connected with the grid electrode of the first N-MOS tube Q3 in an abutting mode, the drain electrode of the first N-MOS tube Q3 is connected with the ground, and the source electrode of the first N-MOS tube Q3 is connected with the. The second level shift module further comprises a fifth resistor R7, and the fifth resistor R7 is connected in series between the source of the first N-MOS transistor Q3 and the second end of the half-duplex power data bus. The slave circuit module further comprises a sixth resistor R14, wherein a first end of the sixth resistor R14 is connected with the base electrode of the second triode Q4, and a second end is connected with the emitter electrode of the second triode Q4. The host circuit module further comprises a seventh resistor R5, wherein the seventh resistor R5 is connected in series between the first end of the half-duplex power and data bus and the non-inverting input end of the first comparator U2.
When the level of the slave circuit module is converted, the level of the slave data signal is reduced by the cooperation of the second triode Q4 and the first N-MOS transistor Q3, and further by the voltage division of the fifth resistor R7. After the slave data signals are coupled to the half-duplex power supply data bus, the network of the half-duplex power supply data bus is enabled to generate small-amplitude level jitter. After one end of the host circuit module obtains the small level jitter, the small level jitter is compared by the first comparator U2 according to a preset comparison level, wherein the comparison level can be obtained through an output end of the host power input interface VCC. And after comparison, the level of the host data is restored to the host data receiving interface M-RXD.
The half-duplex power data bus is arranged, and the host circuit module is in butt joint with the slave circuit module through the half-duplex power data bus, so that the host equipment and the slave equipment can perform data transmission. Meanwhile, the input end of a host power input interface VCC is connected with a host power supply, the output end of the host power input interface VCC is connected with the first end of a half-duplex power supply data bus, the input end of a slave power output interface VCC-S is connected with the second end of the half-duplex power supply data bus, and the output end of the slave power output interface VCC-S is connected with the input end of a slave power supply, so that the host device supplies power to the slave device. By adopting the technical means, the master-slave communication system can communicate through the single bus and supply power to the slave equipment, so that the wiring of the master-slave communication system is simplified, the arrangement cost of a system power supply is saved, and the power taking of the slave equipment is optimized.
The foregoing is considered as illustrative of the preferred embodiments of the invention and the technical principles employed. The present application is not limited to the particular embodiments described herein, but is capable of various obvious changes, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present application has been described in more detail with reference to the above embodiments, the present application is not limited to the above embodiments, and may include other equivalent embodiments without departing from the spirit of the present application, and the scope of the present application is determined by the scope of the claims.
Claims (10)
1. A single-wire powered and half-duplex communication bus circuit, comprising: the system comprises a host circuit module, a half-duplex power supply data bus and a slave circuit module;
the host circuit module comprises a host power input interface, a host data sending interface, a first level conversion module, a first comparator and a host data receiving interface;
the slave circuit module comprises a slave power output interface, a slave data sending interface, a second level conversion module, a second comparator and a slave data receiving interface;
the input end of the host power supply input interface is used for being butted with a host power supply, the output end of the host power supply input interface is butted with the first end of the half-duplex power supply data bus, the input end of the slave power supply output interface is butted with the second end of the half-duplex power supply data bus, and the output end of the slave power supply input interface is used for being butted with the slave power supply input end;
the input end of the host data sending interface is used for being butted with a host data output network, the output end of the host data sending interface is butted with the input end of the first level conversion module and is used for carrying out signal level conversion, the output end of the first level conversion module is butted with the first end of the half-duplex power data bus, the in-phase input end of the second comparator is butted with the second end of the half-duplex power data bus, the reverse-phase input end of the second comparator is butted with the output end of the slave power output interface, the second comparator is used for carrying out signal level recovery, the output end of the second comparator is butted with the input end of the slave data receiving interface, and the output end of the slave data receiving interface is used for being butted with;
the input end of the slave data sending interface is used for being butted with a slave data output network, the output end of the slave data sending interface is butted with the input end of the second level conversion module and is used for carrying out signal level conversion, the output end of the second level conversion module is butted with the second end of the half-duplex power data bus, the in-phase input end of the first comparator is butted with the first end of the half-duplex power data bus, the reverse-phase input end of the first comparator is butted with the output end of the host power input interface, the first comparator is used for level signal recovery, the output end of the first comparator is butted with the input end of the host data receiving interface, and the output end of the host data receiving interface is butted with the host data.
2. The single-wire-powered and half-duplex communication bus circuit according to claim 1, wherein the slave circuit module further comprises a power conversion unit, and the power conversion unit is connected in series between the second end of the half-duplex power data bus and the input end of the slave power output interface for performing voltage conversion.
3. The single-wire-powered and half-duplex communication bus circuit according to claim 1, wherein the first level shifting module comprises a first transistor and a first N-MOS transistor, a base of the first transistor is connected to an output of the host data transmission interface, an emitter of the first transistor is connected to an output of the host power input interface, a collector of the first transistor is connected to a gate of the first N-MOS transistor, a drain of the first N-MOS transistor is grounded, and a source of the first N-MOS transistor is connected to the first end of the half-duplex power data bus.
4. The single-wire-powered and half-duplex communication bus circuit according to claim 3, wherein the first level shifter module further comprises a first resistor and a second resistor, the first resistor is connected in series between the source of the first N-MOS transistor and the first end of the half-duplex power data bus, the first end of the second resistor is connected to the first resistor in a butt joint manner, and the second end of the second resistor is connected to the output end of the host power input interface in a butt joint manner.
5. The single-wire-powered and half-duplex communication bus circuit according to claim 3, wherein the host circuit module further comprises a third resistor, a first end of the third resistor is coupled to the base of the first transistor, and a second end of the third resistor is coupled to the emitter of the first transistor.
6. The single-wire-powered and half-duplex communication bus circuit according to any one of claims 3-5, wherein the slave circuit module further comprises a fourth resistor connected in series between the second end of the half-duplex power data bus and the non-inverting input of the second comparator.
7. The single-wire-powered and half-duplex communication bus circuit according to claim 1, wherein the second level shifting module comprises a second transistor and a second N-MOS transistor, a base of the second transistor is connected to an output terminal of the slave data transmission interface, a collector of the second transistor is grounded, an emitter of the second transistor is connected to a gate of the second N-MOS transistor, a drain of the second N-MOS transistor is grounded, and a source of the second N-MOS transistor is connected to a second terminal of the half-duplex power data bus.
8. The single-wire powered and half-duplex communication bus circuit as recited in claim 7, wherein the second level shifter module further comprises a fifth resistor connected in series between the source of the second N-MOS transistor and the second end of the half-duplex power data bus.
9. The single-wire-powered and half-duplex communication bus circuit according to claim 7, wherein the slave circuit module further comprises a sixth resistor, a first end of the sixth resistor is connected to the base of the second transistor, and a second end of the sixth resistor is connected to the emitter of the second transistor.
10. The single-wire powered and half-duplex communications bus circuit as in any one of claims 7-9, wherein the host circuit module further comprises a seventh resistor connected in series between the first end of the half-duplex power data bus and the non-inverting input of the first comparator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202020478987.9U CN212231476U (en) | 2020-04-03 | 2020-04-03 | Single-wire power supply and half-duplex communication bus circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202020478987.9U CN212231476U (en) | 2020-04-03 | 2020-04-03 | Single-wire power supply and half-duplex communication bus circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN212231476U true CN212231476U (en) | 2020-12-25 |
Family
ID=73905953
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202020478987.9U Active CN212231476U (en) | 2020-04-03 | 2020-04-03 | Single-wire power supply and half-duplex communication bus circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN212231476U (en) |
-
2020
- 2020-04-03 CN CN202020478987.9U patent/CN212231476U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7209719B2 (en) | Home power line network connected phone | |
| US10873193B2 (en) | Intelligent switch system | |
| CN104348236A (en) | Wireless charging device and method | |
| WO2021227652A1 (en) | Wireless charging device and device to be charged | |
| CN211509044U (en) | Medium-voltage line power failure indication transmission system based on medium-voltage carrier communication | |
| CN203708242U (en) | Power line modem | |
| CN212231476U (en) | Single-wire power supply and half-duplex communication bus circuit | |
| CN104105020A (en) | Bluetooth earphones, charging method and charging system | |
| WO2013078969A1 (en) | Charger of integrated network interface conversion device | |
| CN105025069A (en) | Modular network apparatus and system having multiple modular network apparatuses | |
| CN201075214Y (en) | USB general-purpose data line | |
| CN202267960U (en) | Debugging device for universal asynchronous receiver/transmitter | |
| CN110930681B (en) | Remote meter reading main equipment and remote meter reading system | |
| CN210273852U (en) | Network power adapter and electronic equipment and network power system based on same | |
| CN204087151U (en) | A kind of external assembly being exclusively used in touch display unit | |
| CN201869212U (en) | Two-wire-system host computer circuit | |
| CN210016448U (en) | Isolation communication circuit for realizing self-checking | |
| CN103107891A (en) | Network power supply device | |
| CN203119505U (en) | Infrared information transmission circuit and device thereof for electric system error-preventing key | |
| CN205566655U (en) | Data link terminal with quick automatic reconsitution route topology function | |
| CN205566660U (en) | A data link equipment for relaying formula teletransmission | |
| CN209913192U (en) | Network power supply switching device | |
| KR102340149B1 (en) | Communication device and communication system including the same | |
| CN208820779U (en) | A kind of Bus isolation transmission circuit peculiar to vessel | |
| CN103414258A (en) | Wireless charging receiver |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |