CN211656005U - Three-level power conversion circuit - Google Patents

Three-level power conversion circuit Download PDF

Info

Publication number
CN211656005U
CN211656005U CN202020371388.7U CN202020371388U CN211656005U CN 211656005 U CN211656005 U CN 211656005U CN 202020371388 U CN202020371388 U CN 202020371388U CN 211656005 U CN211656005 U CN 211656005U
Authority
CN
China
Prior art keywords
diode
switch
capacitor
voltage
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202020371388.7U
Other languages
Chinese (zh)
Inventor
朱国忠
杨敏
张玉林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Chint Power Systems Co ltd
Original Assignee
Shanghai Chint Power Systems Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Chint Power Systems Co ltd filed Critical Shanghai Chint Power Systems Co ltd
Application granted granted Critical
Publication of CN211656005U publication Critical patent/CN211656005U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/32Means for protecting converters other than automatic disconnection

Abstract

The utility model discloses a three level power conversion circuit, three level power conversion circuit include Boost circuit, Boost circuit includes inductance L1, diode D3, diode D4, switch tube Q1, switch tube Q2, flying capacitor Cf, still includes the voltage clamp circuit that connects in parallel at diode D4 both ends, and voltage clamp circuit includes electric capacity C2 and switch S1, electric capacity C2 and switch S1 series connection. The utility model can charge flying capacitor Cf in Boost circuit without input, and reduce voltage stress of diode D4; and the capacitance value of the capacitor C2 in the voltage clamping circuit can be adjusted according to the capacitance value of the flying capacitor Cf, the capacitance value of the input capacitor C1 and the voltage stress allowed by the selected diode D4, and the voltage clamping circuit is very flexible.

Description

Three-level power conversion circuit
Technical Field
The utility model relates to a three-level power conversion circuit belongs to new forms of energy grid-connected electricity generation technical field.
Background
The solar photovoltaic grid-connected power generation system is one of important means for effectively utilizing new energy, as sustainable development, efficient and pollution-free green energy, the solar grid-connected power generation system is more and more emphasized, and along with the emphasis and encouragement of new energy utilization by governments, the power generation mode is more and more common in practical application.
The photovoltaic inverter is an important component of a solar photovoltaic grid-connected power generation system, and generally comprises a DC/DC part and a DC/AC part, wherein the DC/DC part can stabilize the voltage of a rear-stage bus, can also improve the working range of the input voltage of the inverter and improve the maximum power point tracking efficiency, so that the generated energy of the photovoltaic inverter is improved, and the DC/DC part plays a crucial role in the performance and the efficiency of the photovoltaic inverter.
The Boost circuit is simple to control, is widely applied to a DC/DC side of a photovoltaic inverter, and for a low-voltage system, a two-level Boost can meet the requirement of voltage resistance, however, when the input voltage of the Boost circuit is higher, the voltage stress of a single switching tube and a diode in the Boost circuit is limited, so that two switching tubes are required to be connected in series, two diodes are required to be connected in series, and the Boost circuit naturally develops into a three-level Boost circuit, the three-level Boost circuit at present mainly comprises three levels of symmetrical Boost and three levels of flying capacitors, wherein the three levels of flying capacitors can directly realize the input and output common negative electrodes (or common positive electrodes) of multiple paths of Boost when the multiple paths of Boost are operated in parallel, output ends are connected in parallel (generally called as bus voltage in the photovoltaic field), the two switching tubes are alternately conducted to realize current frequency multiplication, and the problem of large ground common mode current existing in the three levels of symmetrical Boost is avoided, therefore, in the photovoltaic field, the flying capacitor three-level boosting has more advantages in the aspects of reducing system cost, improving efficiency and the like compared with the symmetrical Boost three-level boosting.
However, in practical application, when multiple flying capacitor Boost circuits work in parallel, because the power-on time of the multiple Boost circuits is in sequence, or a certain Boost circuit is not connected with a battery panel at all, the Boost circuit powered on first can build up bus voltage, and then the Boost circuit powered on or not connected with the battery panel is provided, at this time, the input end voltage and the flying capacitor voltage of the Boost circuit are basically zero, as shown in fig. 1, at this time, a diode D4 in the circuit can bear the whole bus voltage, so that the risk of overvoltage breakdown and damage is caused, the problem faced by two levels is solved, the withstand voltage of the diode is limited, the diode is not favorable for model selection, and the original purpose of connecting two diodes in series is violated.
In order to solve the above problem, that is, when multiple flying capacitor Boost circuits are connected in parallel, a Boost diode D4 in the Boost circuit powered up later bears the voltage of the whole bus, the prior art generally adopts three solutions:
one is to add another diode in series with D4 to bear the entire bus voltage. Although the problem can be solved by adding the diodes in series, when the Boost works normally, the diodes in series have the same large current as the diode D4, so that the loss is increased, the cost is increased, and the Boost efficiency is reduced;
the second is that before the power-on moment, the loop formed by the diode D4 is cut off, and the anode end of the diode D4 is in a high-resistance state, so that the problem can be solved, but devices used for cutting off the loop, whether mechanical switches, semiconductor switches, diodes or the like, are similar to the first problem, when the Boost works normally, the devices need to be closed, and the switches connected in series again can flow large current, so that the loss can be increased, the cost is increased, and the Boost efficiency is reduced;
thirdly, the problem can be solved by taking half of the bus voltage, connecting a diode or a switch to the anode of the diode D4, and clamping the anode of the diode D4 by half of the bus potential, but when the half bus voltage is seriously uneven and the voltage difference is too large, the voltage withstand risk of the diode D4 is greatly increased. When Boost works normally, when the lower tube Q2 is switched on, the added diode, Cf, Q2 and half bus voltage form a low-impedance current loop, so that very large peak current exists, and the reliability of the system is influenced.
Disclosure of Invention
The to-be-solved technical problem of the utility model is: the problem of the risk of overvoltage breakdown and damage of a diode when the Boost circuit is electrified or not electrified after being electrified is solved.
In order to solve the technical problem, the present invention provides a three-level power conversion circuit, including a Boost circuit, where the Boost circuit includes an inductor L1, a diode D3, a diode D4, a switch tube Q1, a switch tube Q2, and a flying capacitor Cf, one end of the inductor L1 is connected to one end of an input end, the other end of the inductor L1 is connected to one end of a diode D3, the other end of the diode D3 is connected to one end of a diode D4, the other end of the diode D4 is connected to one end of an output bus voltage, the other end of the inductor L1 is connected to one end of a switch tube Q1, the other end of a switch tube Q1 is connected to one end of a switch tube Q2, the other end of the switch tube Q2 is connected to the other end of the input end and the other end of the output bus voltage, a common terminal between the switch tube Q1 and the switch tube Q2 is connected to one end of the flying capacitor f, the other end of the flying capacitor Cf 3 is connected to a common terminal between the diode D4, the LED driving circuit is characterized by further comprising a voltage clamping circuit connected in parallel to two ends of the diode D4, the voltage clamping circuit comprises a capacitor C2 and a switch S1, and the capacitor C2 and the switch S1 are connected in series.
Preferably, one end of the inductor L1 is connected to the positive electrode of the input terminal, the other end of the inductor L1 is connected to the collector of the switching tube Q1 and the anode of the diode D3, respectively, the cathode of the diode D3 is connected to the anode of the diode D4, the emitter of the switching tube Q1 is connected to the collector of the switching tube Q2, the two ends of the flying capacitor Cf are connected to the emitter of the switching tube Q1 and the anode of the diode D4, respectively, the cathode of the diode D4 is connected to the positive bus voltage output, and the emitter of the switching tube Q2 is connected to the negative electrode of the input terminal and the negative bus voltage output, respectively; one end of the capacitor C2 is connected to the common terminal of the flying capacitor Cf and the diode D4, the other end of the capacitor C2 is connected to one end of the switch S1, and the other end of the switch S1 is connected to the output positive bus voltage.
Preferably, the collector of the switching tube Q1 is connected to the positive electrode of the input terminal and outputs a positive bus voltage, one end of the inductor L1 is connected to the negative electrode of the input terminal, the other end of the inductor L1 is connected to the emitter of the switching tube Q2 and the cathode of the diode D3, the cathode of the diode D4 is connected to the anode of the diode D3, the emitter of the switching tube Q1 is connected to the collector of the switching tube Q2, the two ends of the flying capacitor Cf are connected to the emitter of the switching tube Q1 and the anode of the diode D4, and the anode of the diode D4 is connected to output a negative bus voltage; one end of the capacitor C2 is connected to the common terminal of the flying capacitor Cf and the diode D4, the other end of the capacitor C2 is connected to one end of the switch S1, and the other end of the switch S1 is connected to output the negative bus voltage.
Preferably, an input capacitor C1 is connected in parallel to two ends of the input end, and an output capacitor C3 is connected in parallel to two ends of the output bus voltage.
Preferably, the switch tube Q1 is connected in anti-parallel with the diode D1, and the switch tube Q2 is connected in anti-parallel with the diode D2.
Preferably, the switch S1 is a relay or a semiconductor switch tube based on electromagnetic principle.
Preferably, the semiconductor switch tube is one or a combination of a triode, an insulated gate bipolar transistor IGBT and a field effect switch MOSFET.
Preferably, the voltage clamp circuit further comprises a current limiting resistor R1 connected in series with the capacitor C2 and the switch S1.
The utility model discloses utilize the electric capacity voltage can not sudden change principle and electric capacity series connection partial pressure principle, increase a electric capacity and connect in parallel at diode D4 both ends, when the Boost circuit of electricity earlier established bus voltage, can charge for other Boost circuit' S flying capacitor Cf and input capacitance C1, like this when bus voltage risees gradually, other Boost circuit does not have the electricity, but flying capacitor Cf and the input capacitance C1 of place circuit also can be risen and obtain charging along with common bus voltage, thereby indirect lifting the electric potential of diode D4 positive pole, the voltage stress of diode D4 among the back electricity Boost circuit has been reduced, in order not to influence normal operating, switch S1 establishes ties in the electric capacity return circuit that increases, break off this diode return circuit when Boost circuit normal work.
Compared with the prior art, the beneficial effects of the utility model are that:
when the input end of a certain Boost circuit is not electrified or is electrified later and the bus voltage is electrified because other Boost circuits are electrified, the utility model discloses voltage clamping circuit can charge flying capacitor Cf in the Boost circuit without input, and the voltage stress of diode D4 is reduced; and the capacitance value of the capacitor C2 in the voltage clamping circuit can be adjusted according to the capacitance value of the flying capacitor Cf, the capacitance value of the input capacitor C1 and the voltage stress allowed by the selected diode D4, and the voltage clamping circuit is very flexible.
Drawings
Fig. 1 is a schematic diagram of a three-level power conversion circuit according to the present invention;
fig. 2 is a schematic diagram of a three-level power conversion circuit according to the present invention (a branch where the switch S1 is located is connected in series to a current limiting resistor R1);
fig. 3 is a diagram of a three-level power conversion circuit and a voltage clamping method according to the present invention;
fig. 4 is a diagram of a three-level power conversion circuit and a voltage clamping method of the present invention (a branch where the switch S1 is located is connected in series to a current limiting resistor R1);
fig. 5 is a schematic diagram of the circuit of the present invention when the Boost circuit is powered on or off after being powered on;
fig. 6 is a schematic diagram of the circuit of the present invention when the Boost circuit works normally;
fig. 7 is a schematic diagram of the circuit equivalent circuit of the utility model when the Boost circuit works normally.
Detailed Description
In order to make the present invention more comprehensible, preferred embodiments are described in detail below with reference to the accompanying drawings.
Example 1
As shown in fig. 1, the utility model discloses a three-level power conversion circuit, including inductance L1, diode D3 and diode D4 of establishing ties, switch tube Q1 and switch tube Q2 of establishing ties, flying capacitor Cf and voltage clamp circuit, switch tube Q1 anti-parallel diode D1, switch tube Q2 anti-parallel diode D2. One end of an inductor L1 is connected with the anode of the input end, the other end of the inductor L1 is respectively connected with the collector of a switch tube Q1 and the anode of a diode D3, the cathode of the diode D3 is connected with the anode of a diode D4, the emitter of a switch tube Q1 is connected with the collector of a switch tube Q2, two ends of a flying capacitor Cf are respectively connected with the emitter of the switch tube Q1 and the anode of a diode D4, the cathode of the diode D4 is connected with the voltage of an output positive bus, and the emitter of the switch tube Q2 is respectively connected with the cathode of the input end and the voltage of the output negative bus; the voltage clamping circuit comprises a capacitor C2 and a switch S1, wherein one end of the capacitor C2 is connected with the common end of the flying capacitor Cf and the diode D4, the other end of the capacitor C2 is connected with one end of the switch S1, and the other end of the switch S1 is connected with the output positive bus voltage. The input capacitor C1 is connected in parallel at two ends of the input end, and the output capacitor C3 is connected in parallel at two ends of the output bus voltage. The switch S1 may be a relay based on electromagnetic principle, or a semiconductor switch tube, such as a triode, an insulated gate bipolar transistor IGBT, a field effect switch MOSFET, or the like, or a combination of multiple switches.
When the input end of a certain Boost circuit is not electrified or is electrified later, and the bus voltage rises due to the electrification of other Boost circuits, the voltage clamping circuit can charge the flying capacitor Cf in the Boost circuit without input, so that the voltage stress of the diode D4 is reduced.
The switch S1 is closed before the Boost main circuit operates (i.e., is closed by default when no power is supplied), and automatically switches to an open state after the main circuit operates, and at this time, both the forward current and the reverse current are blocked.
A voltage clamping method of a three-level power conversion circuit comprises the following steps:
closing switch S1; when the Boost circuit is powered on or not powered on after the Boost circuit is powered on, the capacitor C2 clamps the voltage of the diode D4, the output bus provides a current loop through the capacitor C2, and the flying capacitor Cf and the input capacitor C1 are charged;
when the Boost circuit works normally, the switch S1 is turned off, and a current loop flows through the diode D4.
When the system works normally, the control unit sends out an instruction to open the switch S1; when the system is in fault or standby, the control unit sends out an instruction to pull in the switch S1; the control unit controls the turn-off of the Q1\ Q2 according to the proportional change of the input/output voltage, and does not judge whether to turn off the Q2 by detecting the voltage at two ends of the suspension capacitor.
As shown in fig. 5, when the Boost circuit where the PV is located is powered on or off later, the voltages of the input capacitor C1 and the flying capacitor Cf are substantially 0, the switch S1 defaults to a closed state, that is, a conducting state, at this time, if other Boost circuits are powered on first, such as PV2, and one or more of PV3 … … PVn starts to be powered on, the common output BUS voltage Vbus of the two will rise, at this time, the added capacitor C2 can clamp the voltage of the diode D4, so as to ensure that the D4 does not bear the voltage of the entire BUS and cause overvoltage breakdown, the output BUS can also provide a current loop through the capacitor C2, so as to charge the flying capacitor Cf and the input capacitor C1, and the charging loop is a virtual line.
As shown in fig. 6, when the Boost circuit normally operates, the switch S1 is turned off, and a current loop flows through the diode D4, and does not flow through the capacitor C2 and the switch S1, which does not affect the normal Boost of the Boost circuit and does not reduce the Boost efficiency of the Boost circuit.
The utility model provides a flying capacitor Cf charges and is automatic completion, and the control unit judges that generating line and flying capacitor Cf voltage satisfy cut-off switch S1 when normal operating requirement.
The capacitance value calculation method of the capacitor C2 is as follows:
when the input is not powered and the bus voltage rises, because the switch S1 is closed by default, a charging loop is also formed for the flying capacitor Cf, in this process, it can be considered that the voltage of the diode D4 is equal to the voltage across the capacitor C2, the voltage of the diode D3 is equal to the voltage across the capacitor Cf, the voltage of the switching tube Q2 is equal to the voltage across the input capacitor C1, the switching tube Q1 and the inductor L1 can be equivalently short-circuited, and after the charging of the capacitor is completed, the equivalent circuit schematic diagram can be simplified as shown in fig. 7. According to the capacitor series connection, the charge quantity is equal, and then:
Vbus*C=Vd4*C2;
according to the condition that the reciprocal of the total capacitance value of the series circuit is equal to the sum of the reciprocals of the capacitance values of all capacitors in the series circuit, the following steps are provided:
1/C=1/C1+1/Cf+1/C2;
wherein, C is the total capacitance value of the series connection of the capacitors, the series capacitors are C1, C2 and Cf, Vd4 is the voltage of the diode D4, the maximum value can be the allowable withstand voltage of D4, and Vbus is the input voltage of other circuits when the Boost is powered on, and the maximum value is the maximum input voltage allowed by the system.
The volume value of C2 can be calculated by the above two formulas. The capacitance value of the capacitor C2 can be adjusted according to the capacitance value of the flying capacitor Cf, the capacitance value of the input capacitor C1 and the voltage stress allowed by the selected diode D4, and the method is very flexible.
For example, the diode D4 withstand voltage of 1200V is calculated by taking 1000V, the bus voltage is 1500V, the flying capacitor Cf capacitance value is 20uF, the input capacitor is 10uF, and known data is substituted into the above formula to calculate, so that the capacitance value of C2 is about 3.333uF, and a capacitance value with a similar calculated value, such as 3.3uF, is actually obtained, and the withstand voltage is about 1100V.
Example 2
As shown in fig. 3, for the circuit diagram of the present invention when the input is common to the positive electrode, diode D3 and diode D4 are connected in series in reverse direction, the positive electrode of the input and the positive bus voltage output are connected respectively to the collector of switch tube Q1, the negative electrode of the input is connected to one end of inductor L1, the emitter of switch tube Q2 and the cathode of diode D3 are connected respectively to the other end of inductor L1, the cathode of diode D4 is connected to the anode of diode D3, the emitter of switch tube Q1 is connected to the collector of switch tube Q2, the emitter of switch tube Q1 and the anode of diode D4 are connected respectively to the two ends of flying capacitor Cf, and the negative bus voltage output is connected to the anode of diode D4; one end of the capacitor C2 is connected to the common terminal of the flying capacitor Cf and the diode D4, the other end of the capacitor C2 is connected to one end of the switch S1, and the other end of the switch S1 is connected to output the negative bus voltage.
The rest is the same as in example 1.
Example 3
As shown in fig. 2, in the present embodiment, the voltage clamp circuit further includes a current limiting resistor R1 connected in series with the capacitor C2 and the switch S1. The purpose is to limit the current generated at the moment when the switch S1 is closed and avoid the damage of the switch S1 caused by large current.
The rest is the same as in example 1.
Example 4
As shown in fig. 4, in this embodiment, the voltage clamp circuit further includes a current limiting resistor R1 connected in series with the capacitor C2 and the switch S1. The purpose is to limit the current generated at the moment when the switch S1 is closed and avoid the damage of the switch S1 caused by large current.
The rest is the same as in example 2.

Claims (8)

1. A three-level power conversion circuit comprises a Boost circuit, wherein the Boost circuit comprises an inductor L1, a diode D3, a diode D4, a switching tube Q1, a switching tube Q2 and a flying capacitor Cf, one end of an inductor L1 is connected with one end of an input end, the other end of an inductor L1 is connected with one end of a diode D3, the other end of a diode D3 is connected with one end of a diode D4, the other end of a diode D4 is connected with one end of an output bus voltage, the other end of an inductor L1 is connected with one end of a switching tube Q1, the other end of a switching tube Q1 is connected with one end of a switching tube Q2, the other end of the switching tube Q8 is respectively connected with the other end of the input end and the other end of the output bus voltage, a common end between a switching tube Q1 and a switching tube Q2 is connected with one end of the flying capacitor Cf, the other end of the flying capacitor Cf is connected with a common end between a diode D3 and a, the voltage clamping circuit is connected in parallel to two ends of the diode D4 and comprises a capacitor C2 and a switch S1, and the capacitor C2 and the switch S1 are connected in series.
2. The three-level power conversion circuit as claimed in claim 1, wherein one end of the inductor L1 is connected to the positive terminal of the input terminal, the other end of the inductor L1 is connected to the collector of the switch Q1 and the anode of the diode D3, respectively, the cathode of the diode D3 is connected to the anode of the diode D4, the emitter of the switch Q1 is connected to the collector of the switch Q2, the two ends of the flying capacitor Cf are connected to the emitter of the switch Q1 and the anode of the diode D4, respectively, the cathode of the diode D4 is connected to the output positive bus voltage, and the emitter of the switch Q2 is connected to the negative terminal of the input terminal and the output negative bus voltage, respectively; one end of the capacitor C2 is connected to the common terminal of the flying capacitor Cf and the diode D4, the other end of the capacitor C2 is connected to one end of the switch S1, and the other end of the switch S1 is connected to the output positive bus voltage.
3. The three-level power conversion circuit as claimed in claim 1, wherein the collector of the switch Q1 is connected to the positive terminal of the input terminal and the output positive bus voltage, respectively, one terminal of the inductor L1 is connected to the negative terminal of the input terminal, the other terminal of the inductor L1 is connected to the emitter of the switch Q2 and the cathode of the diode D3, respectively, the cathode of the diode D4 is connected to the anode of the diode D3, the emitter of the switch Q1 is connected to the collector of the switch Q2, the two terminals of the flying capacitor Cf are connected to the emitter of the switch Q1 and the anode of the diode D4, respectively, and the anode of the diode D4 is connected to the output negative bus voltage; one end of the capacitor C2 is connected to the common terminal of the flying capacitor Cf and the diode D4, the other end of the capacitor C2 is connected to one end of the switch S1, and the other end of the switch S1 is connected to output the negative bus voltage.
4. A three-level power converter circuit as claimed in claim 1, 2 or 3, wherein an input capacitor C1 is connected in parallel across the input terminals and an output capacitor C3 is connected in parallel across the output bus voltage.
5. A three-level power converter circuit as claimed in claim 1, 2 or 3, wherein the switch Q1 is connected in anti-parallel with the diode D1, and the switch Q2 is connected in anti-parallel with the diode D2.
6. A three-level power conversion circuit according to claim 1, 2 or 3, wherein said switch S1 is an electromagnetic principle based relay or a semiconductor switch tube.
7. The three-level power conversion circuit according to claim 6, wherein said semiconductor switching device is one or more of a combination of a transistor, an Insulated Gate Bipolar Transistor (IGBT), and a field effect switch (MOSFET).
8. A three-level power converter circuit as claimed in claim 1, 2 or 3 wherein said voltage clamp circuit further comprises a current limiting resistor R1 connected in series with capacitor C2 and switch S1.
CN202020371388.7U 2020-02-24 2020-03-20 Three-level power conversion circuit Active CN211656005U (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
CN202010113971 2020-02-24
CN202020204160 2020-02-24
CN2020202041609 2020-02-24
CN2020101139712 2020-02-24

Publications (1)

Publication Number Publication Date
CN211656005U true CN211656005U (en) 2020-10-09

Family

ID=70864425

Family Applications (2)

Application Number Title Priority Date Filing Date
CN202010203199.3A Pending CN111245220A (en) 2020-02-24 2020-03-20 Three-level power conversion circuit and voltage clamping method
CN202020371388.7U Active CN211656005U (en) 2020-02-24 2020-03-20 Three-level power conversion circuit

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN202010203199.3A Pending CN111245220A (en) 2020-02-24 2020-03-20 Three-level power conversion circuit and voltage clamping method

Country Status (1)

Country Link
CN (2) CN111245220A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115833577A (en) * 2023-02-08 2023-03-21 深圳市微源半导体股份有限公司 Voltage conversion circuit and electronic device
WO2024037058A1 (en) * 2022-08-18 2024-02-22 阳光电源股份有限公司 Flying capacitor three-level dc-dc converter, photovoltaic system and control method

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111786554B (en) * 2020-06-13 2024-04-02 深圳市禾望科技有限公司 Boost power conversion device
CN111865083B (en) * 2020-08-18 2022-05-24 阳光电源股份有限公司 Power conversion circuit and application device thereof
CN112953201A (en) * 2021-02-08 2021-06-11 矽力杰半导体技术(杭州)有限公司 Voltage converter
CN113054831B (en) * 2021-04-30 2022-03-29 杰华特微电子股份有限公司 Three-level switch circuit
CN115514220A (en) * 2022-10-11 2022-12-23 阳光电源股份有限公司 Buck-boost converter and power supply system
CN115864842B (en) * 2023-02-23 2023-05-02 浙江日风电气股份有限公司 Photovoltaic inverter and three-level Boost circuit
CN116345888B (en) * 2023-05-30 2023-08-29 深圳市首航新能源股份有限公司 Three-level converter, starting method thereof and electronic equipment

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2024037058A1 (en) * 2022-08-18 2024-02-22 阳光电源股份有限公司 Flying capacitor three-level dc-dc converter, photovoltaic system and control method
CN115833577A (en) * 2023-02-08 2023-03-21 深圳市微源半导体股份有限公司 Voltage conversion circuit and electronic device

Also Published As

Publication number Publication date
CN111245220A (en) 2020-06-05

Similar Documents

Publication Publication Date Title
CN211656005U (en) Three-level power conversion circuit
CN107070215B (en) Three-level boost common-ground system and control method thereof
CN103715935B (en) A kind of loss based on modular multilevel voltage source converter determines method
CN102684525B (en) The control method of inverter circuit and inverter circuit
CN104578865A (en) Tri-level four-leg T-shaped fault-tolerant converter and control method thereof
CN202978746U (en) Inverter and grid-connected power generation system
CN206250979U (en) A kind of quasi-resonance active-clamp flyback converter
CN212381111U (en) Three-level power conversion circuit capable of being precharged by flying capacitor
WO2011095016A1 (en) Voltage limitation circuit for power switch devices connected in series
CN214480329U (en) Two-stage three-phase double-voltage-reduction grid-connected inverter
CN208571927U (en) Three level Boost circuits of one kind and inversion system
CN107168448A (en) Solar air conditioner control device, solar air conditioner and control method
CN104578881A (en) Novel Z-source grid-connected inverter
CN203747688U (en) Three-level grid-connected inverter
CN108471235A (en) The two-way DC/DC circuits of three level
CN202231632U (en) Single-phase non-isolated form low common mode current photovoltaic grid connected inverter
CN109755960A (en) A kind of nine electrical level inverter topological structure of single-phase grid-connected switching capacity
CN105099249A (en) High-reliability double-input inverter
CN109586605A (en) A kind of Y source inventer inhibiting direct-current chain peak voltage
CN109617445B (en) DC side charging soft start circuit and method for five-level converter
CN106169885A (en) A kind of tandem type six switchs multi-electrical level inverter
CN106992675A (en) A kind of switched inductors capacitance group and unit supercharging high voltage gain DC converter
CN212969451U (en) Three-level BOOST device
CN1688096A (en) Zero voltage, zero current switch type inverter based on transformer auxiliary current converting
CN102570787B (en) A kind of circuit for photovoltaic inverter system accessory power supply

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant