CN211127755U - Comparison device, analog-to-digital converter and electronic equipment - Google Patents
Comparison device, analog-to-digital converter and electronic equipment Download PDFInfo
- Publication number
- CN211127755U CN211127755U CN201922163327.1U CN201922163327U CN211127755U CN 211127755 U CN211127755 U CN 211127755U CN 201922163327 U CN201922163327 U CN 201922163327U CN 211127755 U CN211127755 U CN 211127755U
- Authority
- CN
- China
- Prior art keywords
- capacitor
- unit
- voltage
- switch
- comparator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
The utility model relates to a comparison device, analog-to-digital converter and electronic equipment, the device includes partial pressure unit, partial pressure switch, comparator, electric capacity unit, electric capacity switch unit and the control unit, electric capacity unit includes a M electric capacity of parallel connection, the control unit for: in a first time period, controlling a divided voltage output by a third end of the voltage dividing unit to charge the capacitor unit; and outputting the comparison result through the output end of the comparator when the first time period is reached. Through above device, the embodiment of the utility model provides a can eliminate the inside voltage imbalance phenomenon of comparator fast for the comparator can export accurate comparative result fast, and can avoid exporting wrong comparative result, when the comparator device application is in adc, because the improvement of its degree of accuracy, can realize eliminating imbalance voltage at a high speed, accurate transcoding when ensureing to change has improved work efficiency.
Description
Technical Field
The utility model relates to an integrated circuit technical field especially relates to a comparison device, analog-to-digital converter and electronic equipment.
Background
In recent years, with the continuous development of integrated circuit manufacturing technology, the feature size of CMOS devices is continuously reduced, the operating voltage of integrated circuits is also continuously reduced, the operating speed of analog-to-digital converters is greatly improved in a deep submicron process, and simultaneously, the power consumption is further reduced. However, as a core component of the adc, the performance of the comparator becomes a bottleneck in designing the adc with high accuracy. In the traditional comparator structures, due to the fact that a voltage imbalance phenomenon exists inside the comparator structures, comparison precision cannot be guaranteed, and comparison errors may occur, so that the analog-to-digital converter cannot accurately transcode.
SUMMERY OF THE UTILITY MODEL
Technical problem
In view of this, the present invention is to solve the problem of how to eliminate the voltage offset phenomenon inside the comparator, so as to improve the comparison accuracy of the comparator.
Solution scheme
In order to solve the above technical problem, according to the utility model discloses an embodiment provides a comparison device, the device includes partial pressure unit, partial pressure switch, comparator, electric capacity unit, electric capacity switch unit and the control unit, wherein:
the first end of the voltage division unit is used for inputting a first voltage, the second end of the voltage division unit is grounded, and the third end of the voltage division unit is electrically connected with the first end of the voltage division switch;
the second end of the voltage division switch is electrically connected to the first input end of the comparator and the first end of the capacitor unit, the control end of the voltage division switch is electrically connected to the control unit, and the second input end of the comparator is used for inputting comparison voltage;
the capacitor unit comprises M capacitors connected in parallel, wherein a second end of a first capacitor to a second end of an Nth capacitor are electrically connected to a first end of the capacitor switch unit, a second end of an N +1 th capacitor to a second end of the Mth capacitor are grounded, the second end of the capacitor switch unit is used for inputting a second voltage, a third end of the capacitor switch unit is grounded, a control end of the capacitor switch unit is electrically connected to the control unit, and M is greater than N and M, N is a positive integer;
the control unit is used for:
in a first time period, controlling a divided voltage output by a third end of the voltage dividing unit to charge the capacitor unit;
and outputting the comparison result through the output end of the comparator when the first time period is reached.
With regard to the above apparatus, in a possible implementation manner, the controlling the divided voltage output by the third terminal of the voltage dividing unit to charge the capacitor unit includes:
the voltage division switch is controlled to be conducted, and the capacitor switch unit controls the second end of the first capacitor to the second end of the Nth capacitor to be grounded so as to charge the capacitor unit by using the divided voltage output by the third end of the voltage division unit;
the outputting of the comparison result through the output terminal of the comparator includes:
and controlling the voltage division switch to be switched off, and controlling the second end of the first capacitor to the second end of the Nth capacitor to receive the second voltage through the capacitance switch unit so that the output end of the comparator outputs a comparison result.
With regard to the above apparatus, in a possible implementation manner, the controlling the divided voltage output by the third terminal of the voltage dividing unit to charge the capacitor unit includes:
the voltage division switch is controlled to be conducted, the capacitor switch unit controls the second end of the first capacitor to the second end of the Nth capacitor to receive the second voltage, and the capacitor unit is charged by the divided voltage output by the third end of the voltage division unit;
the outputting of the comparison result through the output terminal of the comparator includes:
and controlling the voltage division switch to be switched off, and controlling the second end of the first capacitor to the second end of the Nth capacitor to be grounded through the capacitance switch unit so that the output end of the comparator outputs a comparison result.
With regard to the above apparatus, in one possible implementation, the voltage dividing unit includes a first resistor and a second resistor, where:
the first end of the first resistor is used for receiving the first voltage, the second end of the first resistor is electrically connected to the first end of the second resistor and the first end of the voltage division switch, and the second end of the second resistor is grounded.
With regard to the above apparatus, in a possible implementation manner, the capacitance switching unit includes a plurality of switches, the number of the switches in the capacitance switching unit is greater than or equal to 2N, and any two switches in the plurality of switches are used for controlling a connection relationship between the second end of any one of the first capacitor to the nth capacitor and the second voltage and the ground, where:
the first ends of the two switches are electrically connected to the second end of the capacitor, the second end of one of the two switches serves as the second end of the capacitor switch unit, the second end of the other of the two switches serves as the third end of the capacitor switch unit, and the control end of each switch serves as the control end of the capacitor switch unit.
For the above apparatus, in one possible implementation, each of the switches in the voltage dividing switch and the capacitance switch unit includes one of a transistor, and a single-pole single-throw switch.
In order to solve the above technical problem, according to another aspect of the present invention, an analog-to-digital converter is provided, the analog-to-digital converter includes:
the comparison device.
In order to solve the above technical problem, according to the utility model discloses an another aspect provides an electronic device, electronic device includes:
the analog-to-digital converter is provided.
The utility model discloses each aspect of embodiment can eliminate the inside voltage imbalance phenomenon of comparator fast for the comparator can be to the accurate comparative result of quick output, and, because the utility model provides a comparison device has eliminated the inside voltage imbalance phenomenon of comparator, and the comparator device can avoid exporting wrong comparative result, when comparator device application is in adc, because the improvement of its degree of accuracy, can realize eliminating imbalance voltage at a high speed, accurate transcoding when ensureing to change has improved work efficiency.
Other features and aspects of the present invention will become apparent from the following detailed description of exemplary embodiments, which proceeds with reference to the accompanying drawings.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate exemplary embodiments, features, and aspects of the present invention and, together with the description, serve to explain the principles of the invention.
Fig. 1 shows a schematic diagram of a comparison device according to an embodiment of the present invention.
Fig. 2 shows a schematic diagram of a comparison device according to an embodiment of the present invention.
Detailed Description
Various exemplary embodiments, features and aspects of the present invention will be described in detail below with reference to the accompanying drawings. In the drawings, like reference numbers can indicate functionally identical or similar elements. While the various aspects of the embodiments are presented in drawings, the drawings are not necessarily drawn to scale unless specifically indicated.
The word "exemplary" is used exclusively herein to mean "serving as an example, embodiment, or illustration. Any embodiment described herein as "exemplary" is not necessarily to be construed as preferred or advantageous over other embodiments.
Furthermore, in the following detailed description, numerous specific details are set forth in order to provide a better understanding of the present invention. It will be understood by those skilled in the art that the present invention may be practiced without some of these specific details. In some instances, methods, means, elements and circuits that are well known to those skilled in the art have not been described in detail so as not to obscure the present invention.
Referring to fig. 1, fig. 1 is a schematic diagram of a comparison device according to an embodiment of the present invention.
The comparing apparatus may be applied to an Analog-to-Digital Converter (ADC), as shown in fig. 1, the apparatus includes a voltage dividing unit 10, a voltage dividing switch S0, a comparator 11, a capacitance unit 12, a capacitance switching unit 13, and a control unit 14, where:
the first end of the voltage dividing unit 10 is used for inputting a first voltage V1, the second end of the voltage dividing unit 10 is grounded, and the third end of the voltage dividing unit 10 is electrically connected to the first end of the voltage dividing switch S0;
a second end of the voltage dividing switch S0 is electrically connected to the first input end VINA of the comparator 11 and the first end of the capacitor unit 12, a control end of the voltage dividing switch 10 is electrically connected to the control unit 14, and a second input end of the comparator 11 is used for inputting a comparison voltage VB;
the capacitor unit 12 includes M capacitors connected in parallel, wherein a second end of a first capacitor C1 to a second end of an nth capacitor CN are electrically connected to a first end of the capacitor switch unit 13, a second end of an N +1 th capacitor C (N +1) to a second end of the mth capacitor CM are grounded, a second end VINB of the capacitor switch unit 13 is used for inputting a second voltage V2, a third end of the capacitor switch unit 13 is grounded, a control end of the capacitor switch unit 13 is electrically connected to the control unit 14, where M > N and M, N are positive integers;
the control unit 14 is configured to:
in a first time period, controlling the divided voltage output by the third terminal of the voltage dividing unit 10 to charge the capacitor unit 12;
when the first period of time is reached, the comparison result Vout is output through the output terminal of the comparator 11.
Through above device, the embodiment of the utility model provides a can eliminate the inside voltage imbalance phenomenon of comparator 11 fast for the comparator can export accurate comparison result fast, and, because the utility model provides a comparison device has eliminated the inside voltage imbalance phenomenon of comparator, and the comparator device can avoid exporting wrong comparison result, when the comparator device application is in adc, because the improvement of its degree of accuracy, can eliminate the imbalance voltage at a high speed in the realization, accurate transcoding when ensureing to change has improved work efficiency.
It should be noted that the "second end of the first capacitor C1 to the second end of the nth capacitor CN" according to the embodiment of the present invention may include the second end of the first capacitor C1, the second end of the second capacitor C2, the second end of the third capacitor C3, …, the second end of the N-1 th capacitor C (N-1), and the second end of the nth capacitor CN. The embodiment of the utility model provides a "second end of the (N +1) th electric capacity C (N +1) to the second end of the M electric capacity CM" can include the second end of the (N-1) th electric capacity C (N-1), the (N +2) th electric capacity C (N +2), the (N +3) th electric capacity C (N +3), …, the (M-1) th electric capacity C (M-1), the M electric capacity CM.
It should be noted that, in the embodiment of the present invention, the specific magnitudes of the first voltage V1 and the second voltage V2 are not limited, and the two voltages may be the same or different, and may be set by those skilled in the art as needed.
In a possible embodiment, the first time period may be a time period in the process of eliminating the offset voltage, for example, after the device is powered on and started, the process of eliminating the offset voltage may be started to eliminate the offset voltage of the comparator. During the first period, the control unit 14 may control the divided voltage output from the third terminal of the voltage dividing unit 10 to charge the capacitor unit 12. When the first time period is reached, the offset voltage of the comparator can be considered to be eliminated, the comparison device can perform comparison operation, and the control unit can output a comparison result through the output end of the comparator.
It should be noted that the present invention does not limit the specific length of the first time period, and those skilled in the art can determine the length as required.
In a possible implementation manner, the controlling the divided voltage output by the third terminal of the voltage dividing unit 10 to charge the capacitor unit 12 may include:
controlling the voltage dividing switch S0 to be turned on, and controlling the second terminal of the first capacitor C1 to the second terminal of the nth capacitor CN to be grounded through the capacitor switch unit 12, so as to charge the capacitor unit 12 with the divided voltage output from the third terminal of the voltage dividing unit 10;
the outputting the comparison result through the output terminal of the comparator 11 may include:
the voltage dividing switch S0 is controlled to be turned off, and the second terminal of the first capacitor C1 to the second terminal of the nth capacitor CN are controlled by the capacitor switch unit 13 to receive the second voltage V2, so that the output terminal of the comparator 11 outputs the comparison result Vout.
In one example, assuming that the internal offset voltage VINB-VINA due to the voltage offset phenomenon of the comparator 11 is 10mV, when the voltage difference between the comparison voltage VB externally input to the second input terminal VINB of the comparator 11 and the voltage VA input to the first input terminal VINA of the comparator 11 is within 10mV, the comparator cannot be flipped, that is, the comparison result cannot be output according to the comparison voltage VB at the second input terminal VINB of the comparator and the voltage VA input to the first input terminal VINA of the comparator, in which case, the comparison accuracy of the comparator is low and an accurate comparison result cannot be obtained.
In an example, in a first time period of the comparing device, i.e. an offset voltage cancellation period (sampling period), according to "controlling the voltage dividing switch S0 to be turned on, and controlling the second terminal of the first capacitor C1 to the second terminal of the nth capacitor CN to be grounded through the capacitor switch unit 12, so as to charge the capacitor unit 12 with the divided voltage output from the third terminal of the voltage dividing unit 10", assuming that the divided voltage output from the third terminal of the voltage dividing unit 10 is VCOM, the total amount of power in the capacitor unit 12 is: (VCOM-GND) (C1+ … + CN + C (N +1) + … + CM). When the comparing device reaches the first time period, the comparison may be performed, according to "controlling the voltage dividing switch S0 to be turned off, and controlling the second terminal of the first capacitor C1 to the second terminal of the nth capacitor CN to receive the second voltage V2" by the capacitor switch unit 13, after the voltage dividing switch S0 is turned off, the total charge of the capacitor unit 12 remains unchanged, and it may be obtained:
(VCOM-GND)*(C1+…+CN+C(N+1)+…+CM)
＝(VA-V2)*(C1+…+CN)+(VA-GND)*(C(N+1)+…+CM)，
since the second end of the first capacitor C1 to the second end of the nth capacitor CN receive the second voltage V2 during the voltage comparison phase, the voltage difference between the two ends of the first capacitor C1 to the nth voltage CN is (VA-V2), and the total power of the capacitor unit 12 remains unchanged, so that the voltage input at the first input end VINA of the comparator 11 has a certain rise compared with the divided voltage VCOM, and when the number of the configuration N reaches a proper value, the offset voltage inside the comparator 11 can be cancelled, for example, by reasonably setting the number of the first capacitor C1 to the nth capacitor CN, the input voltage VA at the first input end VINA of the comparator 11 can be increased by 10mV, so that the offset voltage of 10mV higher VINB than VINA voltage inside the comparator can be cancelled.
Of course, the embodiment of the present invention does not limit the number of capacitors of the capacitor unit 12, and those skilled in the art can determine the specific number through testing, and set the size of N according to actual needs.
In a possible implementation manner, the controlling the divided voltage output by the third terminal of the voltage dividing unit 10 to charge the capacitor unit 12 may include:
the voltage dividing switch S0 is controlled to be turned on, and the capacitor switching unit 13 controls the second terminal of the first capacitor C1 to the second terminal of the nth capacitor CN to receive the second voltage V2, so as to charge the capacitor unit 12 with the divided voltage output from the third terminal of the voltage dividing unit 10;
the outputting the comparison result through the output terminal of the comparator 11 may include:
the voltage dividing switch S0 is controlled to be turned off, and the second terminal of the first capacitor C1 to the second terminal of the nth capacitor CN are controlled to be grounded through the capacitor switch unit 13, so that the output terminal of the comparator 11 outputs the comparison result.
In one example, assuming that the internal offset voltage VINA-VINB caused by the voltage offset phenomenon of the comparator 11 is 10mV, when the voltage difference between the comparison voltage VB externally input to the second input terminal VINB of the comparator 11 and the voltage VA input to the first input terminal VINA of the comparator 11 is within 10mV, the comparator cannot be flipped, that is, the comparison result cannot be output according to the comparison voltage VB at the second input terminal VINB of the comparator 11 and the voltage VA input to the first input terminal VINA of the comparator 11, in which case, the comparison accuracy of the comparator is low and an accurate comparison result cannot be obtained.
In an example, during a first time period of the comparing device, i.e. an offset voltage cancellation period (sampling period), according to "controlling the voltage dividing switch S0 to be turned on, and controlling the second terminal of the first capacitor C1 to the second terminal of the nth capacitor CN through the capacitor switch unit 13 to receive the second voltage V2, so as to charge the capacitor unit 12 with the divided voltage output from the third terminal of the voltage dividing unit 10", assuming that the divided voltage output from the third terminal of the voltage dividing unit 10 is VCOM, the total amount of power on the capacitor unit 12 is: (VCOM-V2) × (C1+ … + CN) + (VCOM-GND) × (C (N +1) + … + CM). When the comparing device reaches the first time period, the comparison may be performed, according to "controlling the voltage dividing switch S0 to be turned off, and controlling the second terminal of the first capacitor C1 to the second terminal of the nth capacitor CN to be grounded through the capacitor switch unit 13", after the voltage dividing switch S0 is turned off, the total charge of the capacitor unit 12 remains unchanged, and then:
(VCOM-V2)*(C1+…+CN)+(VCOM-GND)*(C(N+1)+…+CM)
＝(VA-GND)*(C1+…+CN+C(N+1)+…+CM)，
since the second terminal of the first capacitor C1 to the second terminal of the nth capacitor CN are controlled to receive the second voltage V2 during the first time period (i.e., the sampling period), the voltage difference between the first capacitor C1 to the second terminal of the nth capacitor CN is (VCOM-V2), and the second terminal of the N +1 capacitor C (N +1) to the second terminal of the mth capacitor CM are grounded, so the voltage difference between the N +1 capacitor to the mth capacitor CM is VCOM-GND. In the voltage comparison phase, the second terminal of the first capacitor C1 to the second terminal of the mth capacitor CM are all grounded, and therefore, the voltage difference between the two terminals of the first capacitor C1 to the mth capacitor CM is (VA-GND). Since the total power of the capacitor unit 12 is kept unchanged, the voltage inputted from the first input terminal VINA of the comparator 11 is reduced to a certain extent compared with the divided voltage VCOM, and when the number of the configuration N reaches a proper value, the offset voltage inside the comparator 11 can be cancelled, for example, by reasonably setting the numbers of the first capacitor C1 to the nth capacitor CN, the input voltage VA of the first input terminal VINA of the comparator 11 can be reduced by 10mV, so that the offset voltage of 10mV with the VINA higher than VINB inside the comparator can be cancelled.
Of course, the embodiment of the present invention does not limit the number of capacitors of the capacitor unit 12, and those skilled in the art can determine the specific number through testing and set the size of N as required.
The respective units of the comparison device are exemplarily described below.
Referring to fig. 2, fig. 2 is a schematic diagram of a comparison device according to an embodiment of the present invention.
In one possible implementation, the voltage dividing unit 10 may include a first resistor R1 and a second resistor R2, wherein:
a first end of the first resistor R1 is configured to receive the first voltage V1, a second end of the first resistor R1 is electrically connected to the first end of the second resistor R2 and the first end of the voltage dividing switch S0, and a second end of the second resistor R2 is grounded.
Of course, the above description is exemplary, the embodiments of the present invention are not limited thereto, and in other embodiments, the voltage dividing unit 10 may be implemented in other ways, for example, the first resistor R1 may include a resistor network formed by a plurality of resistors, and the second resistor R2 may include a resistor network formed by a plurality of resistors, which is not limited by the present invention.
In one possible implementation, as shown in fig. 2, the capacitance switching unit 13 may include a plurality of switches, the number of the switches in the capacitance switching unit is greater than or equal to 2N, and any two switches in the plurality of switches are used for controlling a connection relationship between the second end of any one of the first capacitor C1 to the nth capacitor CN and the second voltage V2 and the ground, where:
first ends of the two switches are electrically connected to a second end of the capacitor, a second end of one of the two switches serves as a second end of the capacitor switch unit 13, a second end of the other of the two switches serves as a third end of the capacitor switch unit 13, and a control end of each switch serves as a control end of the capacitor switch unit 13.
In one example, as shown in fig. 2, the switches S1 and S2 may be used to control the electrical connection relationship between the first capacitor C1 and the second voltage V2 and ground, and when the switch S1 is turned on and the switch S2 is turned off, the second terminal of the first capacitor C1 is grounded; when the switch S1 is turned off and the switch S2 is turned on, the second terminal of the first capacitor C1 receives the second voltage V2. Of course, the switching control manner of the second capacitor C2 to the nth capacitor CN is similar to that of the first capacitor C1, and is not repeated herein.
In a possible implementation, each switch in the voltage dividing switch S0 and the capacitance switching unit 13 may include one of a transistor, and a single-pole single-throw switch.
Of course, the switch in the capacitance switch unit can also have other implementation manners, for example, a single-pole double-throw switch can be adopted to realize the double-switch function in the capacitance switch unit 13, and therefore, the utility model discloses do not do the restriction.
In a possible implementation, the control unit 14 can be implemented by using a general-purpose chip, for example, by using a general-purpose chip such as a central processing unit CPU, a microprocessor MCU, a digital signal processor DSP, a programmable gate array FPGA, or by using a special chip, and the implementation of the instruction for controlling the control unit 14 can refer to the related art, and therefore, the present invention is not limited.
Through above device, the embodiment of the utility model provides a can eliminate the voltage imbalance phenomenon that comparator itself caused because of the reason of manufacturing process and other reasons, can eliminate the inside imbalance voltage of comparator through setting up subassembly such as electric capacity unit, capacitive switch unit, consequently, the utility model discloses the comparing arrangement that provides can eliminate the voltage imbalance, and the accurate comparative result of output can be adapted to the scene that the high accuracy is compared, for example, the utility model provides an in the comparing arrangement can be applied to analog to digital converter to be arranged in the scene of high accuracy, can improve analog to digital converter's the degree of accuracy.
The above description is only for the specific embodiments of the present invention, but the protection scope of the present invention is not limited thereto, and any person skilled in the art can easily think of the changes or substitutions within the technical scope of the present invention, and all should be covered within the protection scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
Claims (8)
1. The comparison device is characterized by comprising a voltage division unit, a voltage division switch, a comparator, a capacitor unit, a capacitor switch unit and a control unit, wherein:
the first end of the voltage division unit is used for inputting a first voltage, the second end of the voltage division unit is grounded, and the third end of the voltage division unit is electrically connected with the first end of the voltage division switch;
the second end of the voltage division switch is electrically connected to the first input end of the comparator and the first end of the capacitor unit, the control end of the voltage division switch is electrically connected to the control unit, and the second input end of the comparator is used for inputting comparison voltage;
the capacitor unit comprises M capacitors connected in parallel, wherein a second end of a first capacitor to a second end of an Nth capacitor are electrically connected to a first end of the capacitor switch unit, a second end of an N +1 th capacitor to a second end of the Mth capacitor are grounded, the second end of the capacitor switch unit is used for inputting a second voltage, a third end of the capacitor switch unit is grounded, a control end of the capacitor switch unit is electrically connected to the control unit, and M is greater than N and M, N is a positive integer;
the control unit is used for:
in a first time period, controlling a divided voltage output by a third end of the voltage dividing unit to charge the capacitor unit;
and outputting the comparison result through the output end of the comparator when the first time period is reached.
2. The apparatus of claim 1,
the control the partial voltage that the third end of partial voltage unit output charges capacitor unit, includes:
the voltage division switch is controlled to be conducted, and the capacitor switch unit controls the second end of the first capacitor to the second end of the Nth capacitor to be grounded so as to charge the capacitor unit by using the divided voltage output by the third end of the voltage division unit;
the outputting of the comparison result through the output terminal of the comparator includes:
and controlling the voltage division switch to be switched off, and controlling the second end of the first capacitor to the second end of the Nth capacitor to receive the second voltage through the capacitance switch unit so that the output end of the comparator outputs a comparison result.
3. The apparatus of claim 1,
the control the partial voltage that the third end of partial voltage unit output charges capacitor unit, includes:
the voltage division switch is controlled to be conducted, the capacitor switch unit controls the second end of the first capacitor to the second end of the Nth capacitor to receive the second voltage, and the capacitor unit is charged by the divided voltage output by the third end of the voltage division unit;
the outputting of the comparison result through the output terminal of the comparator includes:
and controlling the voltage division switch to be switched off, and controlling the second end of the first capacitor to the second end of the Nth capacitor to be grounded through the capacitance switch unit so that the output end of the comparator outputs a comparison result.
4. The apparatus according to any one of claims 1 to 3, wherein the voltage dividing unit comprises a first resistor and a second resistor, wherein:
the first end of the first resistor is used for receiving the first voltage, the second end of the first resistor is electrically connected to the first end of the second resistor and the first end of the voltage division switch, and the second end of the second resistor is grounded.
5. The apparatus of claim 1, wherein the capacitance switching unit comprises a plurality of switches, the number of switches in the capacitance switching unit is greater than or equal to 2N, any two switches in the plurality of switches are used for controlling the connection relationship between the second end of any one of the first to nth capacitors and the second voltage and the ground, and wherein:
the first ends of the two switches are electrically connected to the second end of the capacitor, the second end of one of the two switches serves as the second end of the capacitor switch unit, the second end of the other of the two switches serves as the third end of the capacitor switch unit, and the control end of each switch serves as the control end of the capacitor switch unit.
6. The apparatus of claim 5, wherein each switch of the voltage divider switch and the capacitive switch unit comprises one of a transistor, and a single-pole single-throw switch.
7. An analog-to-digital converter, comprising:
a comparison device as claimed in any one of claims 1 to 6.
8. An electronic device, characterized in that the electronic device comprises:
an analog to digital converter as claimed in claim 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201922163327.1U CN211127755U (en) | 2019-12-05 | 2019-12-05 | Comparison device, analog-to-digital converter and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201922163327.1U CN211127755U (en) | 2019-12-05 | 2019-12-05 | Comparison device, analog-to-digital converter and electronic equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN211127755U true CN211127755U (en) | 2020-07-28 |
Family
ID=71697720
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201922163327.1U Active CN211127755U (en) | 2019-12-05 | 2019-12-05 | Comparison device, analog-to-digital converter and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN211127755U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110798185A (en) * | 2019-12-05 | 2020-02-14 | 上海晟矽微电子股份有限公司 | Comparison device, analog-to-digital converter and electronic equipment |
-
2019
- 2019-12-05 CN CN201922163327.1U patent/CN211127755U/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110798185A (en) * | 2019-12-05 | 2020-02-14 | 上海晟矽微电子股份有限公司 | Comparison device, analog-to-digital converter and electronic equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105322964B (en) | Method and circuit for noise shaping SAR analog-digital converter | |
| KR101972689B1 (en) | How to Reduce DAC Capacitor Arrays and Analog-to-Digital Converters, Analog-to-Digital Converter Power Consumption | |
| US9912341B2 (en) | Data conversion with redundant split-capacitor arrangement | |
| US10778242B2 (en) | Analog-to-digital converter device | |
| EP3432476A1 (en) | Analog to digital conversion circuit and method | |
| CN110012677A (en) | Condenser type gradually-appoximant analog-digital converter | |
| CN114362756B (en) | Analog-to-digital conversion device, successive approximation type analog-to-digital converter, and electronic apparatus | |
| CN211127755U (en) | Comparison device, analog-to-digital converter and electronic equipment | |
| TWI656744B (en) | Capacitor layout of integrated circuit | |
| EP3739761A1 (en) | Analog-to-digital converter and related chip | |
| US11342931B2 (en) | Reference voltage controlling circuit and analog-to-digital converter | |
| CN112187275B (en) | Dual slope analog to digital converter | |
| JP2017118180A (en) | A/d converter | |
| KR20200005564A (en) | Passive connection circuit and voltage measuring circuit | |
| CN102725962A (en) | Sigma-delta modulator | |
| CN110798185A (en) | Comparison device, analog-to-digital converter and electronic equipment | |
| KR100759626B1 (en) | D/a converter circuit | |
| US20230058715A1 (en) | Adding circuit for multi-channel signals and implementation method of adding circuit for multi-channel signals | |
| CN214799459U (en) | Successive approximation type analog-to-digital conversion device | |
| CN109792499B (en) | Analog-to-digital conversion circuit, image sensor, and analog-to-digital conversion method | |
| CN115149955A (en) | Successive approximation analog-to-digital converter, analog-to-digital conversion method and device applying same | |
| KR100947249B1 (en) | Digital-to analog converter and analog-to-digital converter using the same | |
| CN107124184B (en) | Analog-digital conversion device | |
| JP3130007B2 (en) | Successive approximation type A / D converter circuit | |
| US11050432B2 (en) | Pseudo differential analog-to-digital converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |