CN210894651U - Single-phase current-crossing port wiring detection circuit - Google Patents
Single-phase current-crossing port wiring detection circuit Download PDFInfo
- Publication number
- CN210894651U CN210894651U CN201921357248.8U CN201921357248U CN210894651U CN 210894651 U CN210894651 U CN 210894651U CN 201921357248 U CN201921357248 U CN 201921357248U CN 210894651 U CN210894651 U CN 210894651U
- Authority
- CN
- China
- Prior art keywords
- signal output
- resistor
- output device
- connection
- detection module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Inverter Devices (AREA)
Abstract
A single-phase alternating current port wiring detection circuit is provided with a first connecting end, a second connecting end and a third connecting end; the single cross current port wiring detection circuit comprises a first detection module, a second detection module, a third detection module and a fourth detection module; the first detection module generates a first identification signal S1 according to the potential relation among the first connection end, the second connection end and the third connection end; the second detection module generates a second identification signal S2 according to the potential relation between the second connection end and the third connection end; the third detection module generates a third identification signal S3 according to the potential relation between the first connection end and the second connection end; the fourth detection module generates a fourth identification signal S4 according to the potential relation among the first connection end, the second connection end and the third connection end; the first identification signal S1, the second identification signal S2, the third identification signal S3, and the fourth identification signal S4 form a combined signal.
Description
Technical Field
The utility model relates to an electric power line wiring detection technique especially relates to a single phase alternating current port wiring detection circuitry.
Background
With the popularization of photovoltaic poverty-relieving projects in recent years, more and more people use household photovoltaic grid-connected inverters. However, in vast rural families, the situation that the wiring of household lines is irregular exists, and partial families pull and lap wires privately, and after the photovoltaic system is accepted or after the warranty expires in partial families, because of building up a house again or other reasons, need reform transform original system again, if the construction team is not professional, also can appear the wrong condition of wiring, for example use wrong colour cable to draw and connect phase line, zero line, protection line, lead to wrong connection or confusion. The grid environment of grid connection of individual grid-connected inverters is complex and severe, meanwhile, according to the existing technical specification of 'NB/T32004 plus 2018 photovoltaic power generation grid-connected inverter' in China, the wiring of an alternating current port of a single-phase inverter is not forcibly identified, and the mainstream single-phase grid-connected inverter products in the market do not carry out related detection on the wiring of grid-connected output, so that certain potential safety hazards exist in some places with irregular household line wiring.
SUMMERY OF THE UTILITY MODEL
Based on this, it is necessary to provide a single-phase ac port connection detection circuit for determining whether a line of a power grid is correctly wired.
A single-phase alternating current port wiring detection circuit is used for identifying whether a phase line, a protection line and a zero line are correctly connected in a leading way, and is provided with a first connecting end, a second connecting end and a third connecting end; the single cross current port wiring detection circuit comprises a first detection module, a second detection module, a third detection module and a fourth detection module; the first detection module generates a first identification signal according to the potential relation among the first connecting end, the second connecting end and the third connecting end; the second detection module generates a second identification signal according to the potential relation between the second connecting end and the third connecting end; the third detection module generates a third identification signal according to the potential relation between the first connection end and the second connection end; the fourth detection module generates a fourth identification signal according to the potential relation among the first connection end, the second connection end and the third connection end; the first identification signal, the second identification signal, the third identification signal, and the fourth identification signal form a combined signal.
According to the single-phase current-crossing port wiring detection circuit, the first connecting end, the second connecting end and the third connecting end are respectively connected to the wiring ports of the grid-connected inverter, when the wiring ports of the grid-connected inverter are correctly wired, combined signals in a specific state are formed according to potential differences among the first connecting end, the second connecting end and the third connecting end, and therefore the grid-connected inverter can be confirmed to be correctly wired before the grid-connected inverter and a power grid are electrified, and accidents are avoided.
In one embodiment, during the alternating current, if a state that the potentials of the first connection end, the second connection end and the third connection end are sequentially reduced exists, the first identification signal is in a set state, otherwise, the first identification signal is in a reset state; when the second connection end or the third connection end is connected with the phase line, the second identification signal is in a set state, otherwise, the second identification signal is in a reset state; when the first connecting end or the second connecting end is connected with the phase line and no line loss occurs, the third identification signal is in a set state, otherwise, the third identification signal is in a reset state; in the current alternation process, if the potentials of the first connecting end, the third connecting end and the second connecting end are in a state of descending in sequence, the fourth identification signal is in a set state, otherwise, the fourth identification signal is in a reset state.
In one embodiment, the first detection module comprises a signal output device D11, a resistor R11, a resistor R12, a resistor R13 and a transistor Q1; a resistor R11 and a signal output part D11 are connected in series between the input end of the triode Q1 and the first connection end; the resistor R12 is connected between the first connection end and the second connection end; the resistor R13 is connected between the control end of the triode Q1 and the second connecting end; the output end of the triode Q1 is connected with the third connecting end; the signal output device D11 has a unidirectional conduction characteristic, and when the potential of the first connection terminal is higher than the potential of the input terminal of the transistor Q1, the signal output device D11 conducts and outputs the set state of the first identification signal.
In one embodiment, the second detection module comprises a resistor R21 and a signal output D21; the resistor R21 is connected in series with the signal output element D21 between the second connection terminal and the third connection terminal; the signal output element D21 has a unidirectional conduction characteristic, and when the potential of the second connection terminal is higher than the potential of the third connection terminal, the signal output element D21 conducts and outputs the set state of the second identification signal.
In one embodiment, the first detection module further comprises a diode D12, a diode D13; the triode D12, the resistor R11 and the signal output part D11 are connected in series between the input end of the triode Q1 and the first connection end; the diode D13 is connected between the output end of the triode Q1 and the third connecting end; the second detection module further comprises a diode D22; the diode D22, the resistor R21 and the signal output device D21 are connected in series between the second connection end and the third connection end.
In one embodiment, the third detection module comprises a resistor R31 and a signal output D31; the resistor R31 is connected in series with the signal output element D31 between the first connection terminal and the second connection terminal; the signal output element D31 has a unidirectional conduction characteristic, and when the potential of the second connection terminal is higher than the potential of the first connection terminal, the signal output element D31 conducts and outputs the set state of the third identification signal.
In one embodiment, the fourth detection module comprises a resistor R41, a resistor R42, a resistor R43, a resistor R44, a signal output device D41 and a transistor Q2; the resistor R41 and the signal output device D41 are connected in series between the input end of the triode Q2 and the first connection end; the resistor R42 is connected between the first connecting end and the third connecting end; the resistor R43 is connected between the control end of the triode Q2 and the third connecting end; the output end of the triode Q2 is connected with the second connecting end; the resistor R44 is connected between the second connecting end and the third connecting end; the signal output device D41 has a unidirectional conduction characteristic, and when the potential of the first connection terminal is higher than the potential of the input terminal of the transistor Q2, the signal output device D41 conducts and outputs the set state of the fourth identification signal.
In one embodiment, the third detection module further comprises a diode D32; a diode D32, a resistor R31 and a signal output piece D31 are connected in series between the second connecting end and the first connecting end; the fourth detection module further comprises a diode D42, a diode D43; the triode D42, the resistor R41 and the signal output part D41 are connected in series between the input end of the triode Q2 and the first connection end; the diode D43 is connected between the output end of the triode Q2 and the second connecting end.
In one embodiment, the signal output device D11, the signal output device D21, the signal output device D31, and the signal output device D41 are LEDs.
In one embodiment, the system further comprises an identification module; the identification module is respectively connected with the first detection module, the second detection module, the third detection module and the fourth detection module; the signal output device D11, the signal output device D21, the signal output device D31 and the signal output device D41 are optical couplers; the secondary side ports of the signal output device D11, the signal output device D21, the signal output device D31 and the signal output device D41 are connected with the identification module.
Drawings
Fig. 1 is a schematic structural diagram of a single cross current port connection detection circuit according to a preferred embodiment of the present invention;
FIG. 2 is a circuit diagram of the single phase AC port connection detection circuit shown in FIG. 1;
FIG. 3 is a circuit diagram of the single phase AC port connection detection circuit of FIG. 2 with an LED output signal;
FIG. 4 is a block diagram of the single phase AC port connection detection circuit of FIG. 1 after the addition of an identification module;
fig. 5 is a circuit diagram of an identification module.
Detailed Description
In order to facilitate understanding of the present invention, the present invention will be described more fully below. The invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. The terminology used in the description of the invention herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention.
Referring to fig. 1 to 5, a single cross current port wiring detection circuit 100 according to a preferred embodiment of the present invention is used for identifying whether the phase line, the protection line, and the zero line are correctly connected. The single-phase alternating-current port wiring detection circuit 100 is provided with a first connection end COM1, a second connection end COM2 and a third connection end COM 3; the single cross current port wiring detection circuit 100 comprises a first detection module 20, a second detection module 30, a third detection module 40 and a fourth detection module 50; the first detection module 20 generates a first identification signal S1 according to the potential relationship among the first connection end COM1, the second connection end COM2 and the third connection end COM 3; the second detection module 30 generates a second identification signal S2 according to the potential relationship between the second connection terminal COM2 and the third connection terminal COM 3; the third detection module 40 generates a third identification signal S3 according to the potential relationship between the first connection terminal COM1 and the second connection terminal COM 2; the fourth detection module 50 generates a fourth identification signal S4 according to the potential relationship among the first connection terminal COM1, the second connection terminal COM2 and the third connection terminal COM 3; the first identification signal S1, the second identification signal S2, the third identification signal S3, and the fourth identification signal S4 form a combined signal.
The first connection end COM1, the second connection end COM2 and the third connection end COM3 are connected to the connection ports of the grid-connected inverter respectively, when the connection ports of the grid-connected inverter are correctly connected, a combined signal in a specific state is formed according to the potential difference among the first connection end COM1, the second connection end COM2 and the third connection end COM3, so that the grid-connected inverter can be confirmed to be correctly connected before the grid-connected inverter is electrified with a power grid, and accidents are avoided.
In one embodiment, in order to accurately judge whether the phase line, the protection line and the zero line are correctly connected, in the current alternation process, if the potentials of the first connection end COM1, the second connection end COM2 and the third connection end COM3 are in a state of descending sequentially, the first identification signal S1 is in a set state, otherwise, the first identification signal S1 is in a reset state; when the second connection terminal COM2 or the third connection terminal COM3 is connected to the phase line, the second identification signal S2 is in a set state, otherwise, the second identification signal S2 is in a reset state; when the first connection end COM1 or the second connection end COM2 is connected with the phase line and no line fault occurs, the third identification signal S3 is in a set state, otherwise, the third identification signal S3 is in a reset state; in the process of alternating current, if the potentials of the first connection terminal COM1, the third connection terminal COM3 and the second connection terminal COM2 are in a state of being sequentially lowered, the fourth identification signal S4 is in a set state, otherwise, the fourth identification signal S4 is in a reset state.
Specifically, when the phase line, the protection line, and the zero line are correctly butted to the first connection terminal COM1, the second connection terminal COM2, and the third connection terminal COM3, respectively, the potentials of the phase line, the protection line, and the zero line sequentially decrease in the positive half cycle of the alternating current, so the potentials of the first connection terminal COM1, the second connection terminal COM2, and the third connection terminal COM3 sequentially decrease, and the first identification signal S1 is set.
When the phase line, the protection line and the zero line are correctly butted to the first connection end COM1, the second connection end COM2 and the third connection end COM3 respectively, in the positive half cycle or the negative half cycle of the alternating current, the first connection end COM1 is connected with the phase line, so that the third identification signal S3 is in a set state; specifically, the wire missing condition means that any one or more of the first connection end COM1, the second connection end COM2 and the third connection end COM3 is not connected with the phase wire, the protection wire or the zero wire.
When the phase line, the protection line and the zero line are correctly butted to the first connection end COM1, the second connection end COM2 and the third connection end COM3 respectively, the second identification signal S2 and the fourth identification signal S4 are in a reset state because the setting condition cannot be met; since the combined signals in the same state cannot be obtained in other wiring forms, when the states of the first identification signal S1, the second identification signal S2, the third identification signal S3 and the fourth identification signal S4 are set, reset, set and reset in sequence, it can be determined that the phase line, the protection line and the zero line are correctly butted to the first connection terminal COM1, the second connection terminal COM2 and the third connection terminal COM3, respectively.
In an electric power system, such as a TN-S system, a zero line and a protection line are connected by an inductor near a step-down transformer, so that when alternating current is in positive half cycle, the protection line is at zero potential, a phase line is at positive potential, and the zero line is at negative potential, so that the potentials of the phase line, the protection line and the zero line are sequentially reduced; when the alternating current is in the negative half cycle, the protection wire is at zero potential, the zero line is at positive potential, and the phase line is at negative potential, so that the potentials of the zero line, the protection wire and the phase line are sequentially reduced; because the zero line is connected with the protection line through the inductor, the potential difference between the zero line and the protection line is far smaller than the potential difference between the phase line and the protection line.
Referring to fig. 2, in one embodiment, in order to identify the phase line, the protection line, and the zero line of which the potentials sequentially decrease through the first detection module 20, the first detection module 20 includes a signal output device D11, a resistor R11, a resistor R12, a resistor R13, and a transistor Q1; a resistor R11 and a signal output part D11 are connected in series between the input end of the triode Q1 and the first connection end COM 1; the resistor R12 is connected between the first connection end COM1 and the second connection end COM 2; a resistor R13 is connected between the control end of the triode Q1 and the second connection end COM 2; the output end of the triode Q1 is connected with a third connecting end COM 3; the signal output device D11 has a unidirectional conduction characteristic, and when the potential of the first connection terminal COM1 is higher than the potential of the input terminal of the transistor Q1, the signal output device D11 is turned on and outputs the set state of the first identification signal S1; specifically, when the electric potentials of the phase line, the protection line and the zero line sequentially drop, the triode Q1 is conducted by the electric potential difference between the protection line and the zero line, and the signal output element D11 is conducted by the electric potential difference between the phase line and the zero line, so that when the phase line, the protection line and the zero line are correctly connected, the signal output element D11 is conducted and outputs a set state.
In one embodiment, in order to identify that the second connection COM2 or the third connection COM3 is connected to the phase line through the second detection module 30, the second detection module 30 includes a resistor R21 and a signal output device D21; the resistor R21 and the signal output element D21 are connected in series between the second connection terminal COM2 and the third connection terminal COM 3; the signal output device D21 has a unidirectional turn-on characteristic, and when the potential of the second connection terminal COM2 is higher than the potential of the third connection terminal COM3, the signal output device D21 turns on and outputs the set state of the second identification signal S2.
Specifically, when the phase line is connected to the second connection terminal COM2, in the positive half cycle of the alternating current, the signal output device D21 is turned on and outputs the set state of the second identification signal S2; when the phase line is connected with the third connection terminal COM3, in the negative half cycle of the alternating current, the signal output piece D21 is conducted and outputs the set state of the second identification signal S2; further, in order to avoid confusion of a wiring state caused by the fact that when the phase line, the protection line and the zero line are sequentially connected with the first connection end COM1, the second connection end COM2 and the third connection end COM3, the potential difference between the protection line and the zero line enables the signal output element D21 to be conducted, the resistance levels of the resistor R12 and the resistor R13 are far larger than the resistance levels of the resistor R11 and the resistor R21; specifically, the resistance values of the resistor R11 and the resistor R21 are 100-200K Ω, the resistance values of the resistor R12 and the resistor R13 are megaohm, the signal output element D21 cannot be directly conducted due to the fact that the potential difference between the protection line and the zero line is generally small, and meanwhile, the resistance value of the resistor R12 is large, the signal output element D21 cannot obtain enough conducting current to be kept cut off; because the resistance of the resistor R13 is large, the voltage applied to the base emitter of the transistor Q1 is reduced when the transistor Q1 is turned on.
In one embodiment, to improve the reliability of the first and second detection modules 20 and 30, the first detection module 20 further includes diodes D12 and D13; a triode D12, a resistor R11 and a signal output part D11 are connected in series between the input end of the triode Q1 and the first connection end COM 1; a diode D13 is connected between the output end of the triode Q1 and the third connection end COM 3; the second detection module 30 further comprises a diode D22; a diode D22, a resistor R21 and a signal output part D21 are connected in series between the second connection end COM2 and the third connection end COM 3; further, the diode D12, the diode D13, and the diode D22 are high voltage diodes, so that the breakdown of the signal output device D11 or the signal output device D21 due to a high reverse voltage can be avoided, and the reverse breakdown between the input terminal and the output terminal of the transistor Q1 can be avoided.
In one embodiment, in order to identify that the first connection terminal COM1 or the second connection terminal COM2 is connected to the phase line through the third detection module 40, the third detection module 40 includes a resistor R31 and a signal output device D31; the resistor R31 and the signal output piece D31 are connected in series between the first connection end COM1 and the second connection end COM 2; the signal output device D31 has a one-way conduction characteristic, and when the potential of the second connection terminal COM2 is higher than the potential of the first connection terminal COM1, the signal output device D31 is turned on and outputs the set state of the third identification signal S3; specifically, when the phase line is connected to the second connection terminal COM2, in the positive half cycle of the alternating current, the signal output device D31 is turned on and outputs the set state of the third identification signal S3; when the phase line is connected to the first connection terminal COM1, in the negative half cycle of the alternating current, the signal output device D21 is turned on and outputs the set state of the third identification signal S3.
In one embodiment, in order to identify the first connection terminal COM1, the third connection terminal COM3 and the second connection terminal COM2 of which the electric potential decreases in sequence through the fourth detection module 50, the fourth detection module 50 includes a resistor R41, a resistor R42, a resistor R43, a resistor R44, a signal output device D41 and a triode Q2; a resistor R41 and a signal output part D41 are connected in series between the input end of the triode Q2 and the first connection end COM 1; a resistor R42 is connected between the first connection end COM1 and the third connection end COM 3; a resistor R43 is connected between the control end of the triode Q2 and the third connecting end COM 3; the output end of the triode Q2 is connected with a second connection end COM 2; a resistor R44 is connected between the second connection end COM2 and the third connection end COM 3; the signal output device D41 has a unidirectional conduction characteristic, and when the potential of the first connection terminal COM1 is higher than the potential of the input terminal of the transistor Q2, the signal output device D41 conducts and outputs the set state of the fourth identification signal S4.
Specifically, if the potentials of the first connection end COM1, the third connection end COM3 and the second connection end COM2 sequentially decrease, for example, in a positive half cycle of the alternating current, the phase line, the protection line and the zero line are sequentially connected with the first connection end COM1, the third connection end COM3 and the second connection end COM2, the voltage division at the node between the resistor R44 and the resistor R22 turns on the triode Q2, and since the potential of the first connection end COM1 is higher than the potential of the input end of the triode Q2, the signal output element D41 turns on and outputs the set state of the fourth identification signal S4.
Further, in order to avoid confusion of a wiring state caused by the fact that when the zero line, the protection line and the phase line are sequentially connected with the first connection end COM1, the second connection end COM2 and the third connection end COM3, the potential difference between the protection line and the zero line enables the signal output element D31 to be conducted, the resistance levels of the resistor R42, the resistor R43 and the resistor R44 are far larger than the resistance levels of the resistor R31 and the resistor R41; specifically, the resistance values of the resistor R31 and the resistor R41 are 100-200K Ω, the resistance values of the resistor R42, the resistor R43 and the resistor R44 are megaohm, the signal output element D31 cannot be directly switched on because the potential difference between the protection line and the zero line is generally small, and meanwhile, the resistance value of the resistor R44 is large, so that the signal output element D31 cannot obtain enough switching-on current to keep off; because the resistance of the resistor R43 is large, the voltage applied to the base emitter of the transistor Q2 is reduced when the transistor Q2 is turned on.
In one embodiment, to improve the reliability of the third and fourth detection modules 40 and 50, the third detection module 40 further includes a diode D32; a diode D32, a resistor R31 and a signal output part D31 are connected in series between the second connection end COM2 and the first connection end COM 1; the fourth detection module 50 further includes a diode D42, a diode D43; a triode D42, a resistor R41 and a signal output part D41 are connected in series between the input end of the triode Q2 and the first connection end COM 1; a diode D43 is connected between the output end of the triode Q2 and the second connection end COM 2; further, the diode D32, the diode D42, and the diode D43 are high voltage diodes, so that the signal output device D31 or the signal output device D41 can be prevented from being subjected to a reverse high voltage and from being subjected to reverse breakdown, and the input terminal and the output terminal of the transistor Q2 can be prevented from being subjected to reverse breakdown.
Referring to fig. 3, in one embodiment, to form the combined signal, the signal output device D11, the signal output device D21, the signal output device D31, and the signal output device D41 are LEDs. Specifically, because the frequency of the alternating current in the power system is 50Hz, and the time interval of current commutation is 0.01s, according to the phenomenon of human visual persistence, when an object is removed, the image of the object by the optic nerve does not disappear immediately, but lasts for 0.1-0.4 s; therefore, when the set state of the signal is formed by the LED light emission, the human body can observe the continuous light, that is, the continuous set state, only by outputting the light through the signal output device D11, the signal output device D21, the signal output device D31 and the signal output device D41 in the positive period or the negative period of the alternating current.
Referring to fig. 3, fig. 4 and fig. 5, in one embodiment, in order to provide the external device with the connection status of the first connection terminal COM1, the second connection terminal COM2 and the third connection terminal COM3, the single cross current port connection detecting circuit 100 further includes an identification module 60; the identification module 60 is respectively connected with the first detection module 20, the second detection module 30, the third detection module 40 and the fourth detection module 50; the signal output device D11, the signal output device D21, the signal output device D31 and the signal output device D41 are optical couplers; secondary side ports of the signal output device D11, the signal output device D21, the signal output device D31 and the signal output device D41 are connected with the identification module 60; specifically, the recognition module 60 includes an output chip U1, and the collector of the signal output device D11, the signal output device D21, the signal output device D31, or the signal output device D41 is connected to the output chip U1; further, since the direction of the alternating current is continuously changed, the output chip U1 can determine whether the first identification signal S1, the second identification signal S2, the third identification signal S3, or the fourth identification signal S4 needs to be set to the set state by monitoring the rising edge or the falling edge continuously appearing in the signal output by the signal output device D11, the signal output device D21, the signal output device D31, or the signal output device D41; the combined signal generated by the output chip U1 may be output to the outside.
Specifically, corresponding to different wiring conditions, as shown in table 1, L represents a phase line, PE represents a protection line, and N represents a zero line; wherein the set state of the first identification signal S1, the second identification signal S2, the third identification signal S3, and the fourth identification signal S4 is represented by "1" in the table, and the reset state is represented by "0"; taking the sequence number 1 as an example, the actual wiring situation corresponding to the sequence number 1 is as follows: the phase line, the protection line and the zero line are sequentially connected with the first connecting end COM1, the second connecting end COM2 and the third connecting end COM3 respectively. As can be seen from table 1, when the wiring is correctly performed, the state of the combined signal is "1010", which is different from the state of the combined signal when the wiring is incorrectly performed, so that the correct connection of the phase line, the protection line and the zero line can be confirmed by the single-phase ac port wiring detection circuit 100; furthermore, in the case of wrong wiring, only the combined signal states of the serial numbers 2 and 8 are overlapped, so that in the case of wrong wiring, the adjustment or detection of the lead can be carried out according to the specific combined signal state, and the wiring correction efficiency is improved.
TABLE 1
Specifically, under the condition of wiring corresponding to sequence number 1, when the alternating current is in a positive half cycle, the potentials of the first connection end COM1, the second connection end COM2 and the third connection end COM3 are sequentially reduced, the voltage division on the node between the resistor R12 and the resistor R44 enables the triode Q1 to be conducted, and the signal output element D11 is conducted in a positive direction to trigger the setting state of the first identification signal S1; for the signal output element D21, since the potential difference between the protection line and the zero line, that is, the second connection terminal COM2 and the third connection terminal COM3 is small, although there is a current loop of R12 → D22 → R21 → D21, since the resistance level of R12 is high, the signal output element D21 cannot be conducted in the forward direction; for the signal output element D31, the signal output element D31 can not conduct in the positive direction due to the opposite direction of the voltage; with the signal output device D41, since the base potential of the transistor Q2 is lower than the emitter potential, the transistor Q2 is turned off, the potentials at both ends of the signal output device D41 are equal, and the signal output device D41 cannot be turned on in the forward direction.
Under the condition of wiring corresponding to serial number 1, when the alternating current is in a negative half cycle, the potentials of the first connection end COM1, the second connection end COM2 and the third connection end COM3 sequentially rise, and for the signal output element D11, because the emitter potential of the triode Q1 is higher than the base potential, the triode Q1 cannot be conducted, and the potentials of two ends of the signal output element D11 are equal, the signal output element D11 cannot be conducted in the positive direction; for the signal output element D21, the signal output element D21 can not conduct in the positive direction due to the opposite direction of the voltage; for the signal output device D31, because the potential difference between the protection line and the phase line, that is, between the second connection terminal COM2 and the first connection terminal COM1 is large, the signal output device D31 is turned on in the forward direction to trigger the set state of the third identification signal S3; with the signal output device D41, since the base potential of the transistor Q2 is higher than the collector potential, the transistor Q2 is turned off, the potentials at both ends of the signal output device D41 are equal, and the signal output device D41 cannot be turned on in the forward direction.
Under the condition of wiring corresponding to serial number 2, when the alternating current is in a positive half cycle, the second connection end COM2 is at the lowest potential due to the connection with a zero line, and the base potential of the triode Q1 is lower than the emitter potential, so that the triode Q1 is cut off, and meanwhile, the signal output piece D11 is cut off; for the signal output device D21, since the potential of the protection line or the third connection terminal COM3 is lower than the potential of the second connection terminal COM2, the signal output device D21 cannot be conducted due to being subjected to a reverse voltage; for the signal output device D31, since the potential of the phase line or the first connection terminal COM1 is higher than the potential of the second connection terminal COM2, the signal output device D31 cannot be conducted due to being subjected to a reverse voltage; with the signal output device D41, the divided voltage between the resistor R42 and the resistor R44 is inputted to the base of the transistor Q2, the potential of the base of the transistor Q2 is higher than the potential of the emitter, the transistor Q2 is turned on, and at the same time, the signal output device D41 is turned on in the forward direction to trigger the set state of the fourth identification signal S4.
Under the condition of wiring corresponding to the serial number 2, when the alternating current is in a negative half cycle, the potentials of the second connecting end COM2, the third connecting end COM3 and the first connecting end COM1 are sequentially reduced, the potential of the base electrode of the triode Q1 is higher than the potential of the collector electrode, the triode Q1 cannot be conducted, the potentials of the two ends of the signal output part D11 are equal, and therefore the signal output part D11 cannot be conducted in the positive direction; for the signal output element D21, because the potential difference between the protection line and the zero line, i.e., between the second connection terminal COM2 and the third connection terminal COM3 is small, the signal output element D21 cannot be conducted in the forward direction; for the signal output element D31, because the potential difference between the zero line and the phase line, that is, between the second connection end COM2 and the first connection end COM1 is large, the signal output element D31 is conducted in the forward direction to trigger the set state of the third identification signal S3; with the signal output device D41, since the emitter potential of the transistor Q2 is higher than the base potential, the transistor Q2 is turned off, the potentials at both ends of the signal output device D41 are equal, and the signal output device D41 cannot be turned on in the forward direction.
Under the condition of wiring corresponding to serial number 3, when the alternating current is in a positive half cycle, the potentials of the third connection end COM3, the second connection end COM2 and the first connection end COM1 are sequentially reduced, because the emitter potential of the triode Q1 is higher than the base potential, the triode Q1 cannot be conducted, and the potentials of the two ends of the signal output element D11 are equal, the signal output element D11 cannot be conducted in the forward direction; for the signal output element D21, the signal output element D21 can not conduct in the positive direction due to the opposite direction of the voltage; for the signal output element D31, since the potential difference between the protection line and the zero line, that is, the second connection terminal COM2 and the first connection terminal COM1 is small, although there is a current loop of R44 → D32 → R31 → D31, since the resistance level of R44 is high, the signal output element D31 cannot be conducted in the forward direction; with the signal output device D41, since the base potential of the transistor Q2 is higher than the collector potential, the transistor Q2 is turned off, the potentials at both ends of the signal output device D41 are equal, and the signal output device D41 cannot be turned on in the forward direction.
Under the condition of wiring corresponding to the serial number 3, when the alternating current is in a negative half cycle, the electric potentials of the first connection end COM1, the second connection end COM2 and the third connection end COM3 are sequentially reduced, for the signal output element D11, the voltage division on a node between the resistor R10 and the resistor R7 enables the triode Q1 to be conducted, and the signal output element D11 is conducted in the positive direction to trigger the setting state of the first identification signal S1; for the signal output device D21, because the potential difference between the protection line and the phase line, that is, between the second connection terminal COM2 and the third connection terminal COM3 is large, the signal output device D21 is turned on in the forward direction to trigger the set state of the second identification signal S2; for the signal output element D31, the signal output element D31 can not conduct in the positive direction due to the opposite direction of the voltage; with the signal output device D41, since the base potential of the transistor Q2 is lower than the emitter potential, the transistor Q2 is turned off, the potentials at both ends of the signal output device D41 are equal, and the signal output device D41 cannot be turned on in the forward direction.
The connection conditions corresponding to sequence numbers 4 to 6 can derive the corresponding combined signal states in table 1 according to the above principle.
Under the condition of wiring corresponding to serial number 7, when the lead of the phase line is interrupted, the state of lacking the phase line is caused, and the potential difference between the zero line and the protection line is small, so that the signal output device D11, the signal output device D21, the signal output device D31 or the signal output device D41 cannot be conducted.
Under the condition of connection corresponding to the serial number 8, when the alternating current is in positive half cycle, the second connection terminal COM2 is used as the lowest potential, and for the signal output part D11, the base potential of the triode Q1 is lower than the emitter potential, so that the triode Q1 is cut off, the potentials of the two ends of the signal output part D11 are equal, and simultaneously, the signal output part D11 is cut off; for the signal output device D21, the potentials at the two ends of the signal output device D21 are equal, and the signal output device D21 cannot be conducted in the forward direction; for the signal output element D31, the signal output element D31 can not conduct in the positive direction due to the opposite direction of the voltage; with the signal output device D41, the divided voltage between the resistor R42 and the resistor R44 is inputted to the base of the transistor Q2, the potential of the base of the transistor Q2 is higher than the potential of the emitter, the transistor Q2 is turned on, and at the same time, the signal output device D41 is turned on in the forward direction to trigger the set state of the fourth identification signal S4.
Under the condition of connection corresponding to the serial number 8, when the alternating current is in a negative half cycle, the first connection end COM1 is used as the lowest potential, and for the signal output element D11, the base and the emitter of the triode Q1 are equipotential, so that the triode Q1 is cut off, the potentials of the two ends of the signal output element D11 are equal, and meanwhile, the signal output element D11 is cut off; for the signal output device D21, the potentials at the two ends of the signal output device D21 are equal, and the signal output device D21 cannot be conducted in the forward direction; for the signal output device D31, because the potential difference between the protection line and the phase line, that is, between the second connection terminal COM2 and the first connection terminal COM1 is large, the signal output device D31 is turned on in the forward direction to trigger the set state of the third identification signal S3; with the signal output device D41, since the emitter potential of the transistor Q2 is higher than the base potential, the transistor Q2 is turned off, the potentials at both ends of the signal output device D41 are equal, and the signal output device D41 cannot be turned on in the forward direction.
The wiring condition corresponding to the serial number 9, the corresponding combined signal state in table 1 can be derived according to the above principle.
Specifically, the single-phase ac port connection detection circuit 100 may be used as a part of a photovoltaic grid-connected inverter, and may be connected to a connection port of the grid-connected inverter, so that before the grid-connected inverter receives or outputs power, the connection port and a correct lead of a power grid device may be determined according to a state of a combined signal, or may be used as a separate component; the single cross current port connection detection circuit 100 may also be used in other electrical products to detect whether the connection to the grid is correct.
In this embodiment, the first connection end, the second connection end, and the third connection end are respectively connected to the connection port of the grid-connected inverter, and when the connection port of the grid-connected inverter is correctly connected, a combined signal in a specific state is formed according to a potential difference between the first connection end, the second connection end, and the third connection end, so that before the grid-connected inverter and a power grid are powered on, correct connection of the grid-connected inverter can be confirmed, and an accident situation is avoided.
The technical features of the embodiments described above may be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the embodiments described above are not described, but should be considered as being within the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only represent some embodiments of the present invention, and the description thereof is specific and detailed, but not to be construed as limiting the scope of the present invention. It should be noted that, for those skilled in the art, without departing from the spirit of the present invention, several variations and modifications can be made, which are within the scope of the present invention. Therefore, the protection scope of the present invention should be subject to the appended claims.
Claims (10)
1. A single-phase alternating current port wiring detection circuit is used for identifying whether a phase line, a protection line and a zero line are correctly connected in a leading way or not, and is characterized by being provided with a first connecting end, a second connecting end and a third connecting end; the single cross current port wiring detection circuit comprises a first detection module, a second detection module, a third detection module and a fourth detection module; the first detection module generates a first identification signal according to the potential relation among the first connecting end, the second connecting end and the third connecting end; the second detection module generates a second identification signal according to the potential relation between the second connecting end and the third connecting end; the third detection module generates a third identification signal according to the potential relation between the first connection end and the second connection end; the fourth detection module generates a fourth identification signal according to the potential relation among the first connection end, the second connection end and the third connection end; the first identification signal, the second identification signal, the third identification signal, and the fourth identification signal form a combined signal.
2. The single-phase ac port connection detection circuit according to claim 1, wherein during the current alternation, if there is a state in which the potentials of the first connection terminal, the second connection terminal, and the third connection terminal are sequentially lowered, the first identification signal is in a set state, otherwise, the first identification signal is in a reset state; when the second connection end or the third connection end is connected with the phase line, the second identification signal is in a set state, otherwise, the second identification signal is in a reset state; when the first connecting end or the second connecting end is connected with the phase line and no line loss occurs, the third identification signal is in a set state, otherwise, the third identification signal is in a reset state; in the current alternation process, if the potentials of the first connecting end, the third connecting end and the second connecting end are in a state of descending in sequence, the fourth identification signal is in a set state, otherwise, the fourth identification signal is in a reset state.
3. The single-phase AC port wiring detection circuit of claim 2, wherein the first detection module comprises a signal output device D11, a resistor R11, a resistor R12, a resistor R13, and a transistor Q1; a resistor R11 and a signal output part D11 are connected in series between the input end of the triode Q1 and the first connection end; the resistor R12 is connected between the first connection end and the second connection end; the resistor R13 is connected between the control end of the triode Q1 and the second connecting end; the output end of the triode Q1 is connected with the third connecting end; the signal output device D11 has a unidirectional conduction characteristic, and when the potential of the first connection terminal is higher than the potential of the input terminal of the transistor Q1, the signal output device D11 conducts and outputs the set state of the first identification signal.
4. The single-phase AC port connection detection circuit of claim 3, wherein said second detection module comprises a resistor R21 and a signal output device D21; the resistor R21 is connected in series with the signal output element D21 between the second connection terminal and the third connection terminal; the signal output element D21 has a unidirectional conduction characteristic, and when the potential of the second connection terminal is higher than the potential of the third connection terminal, the signal output element D21 conducts and outputs the set state of the second identification signal.
5. The single-phase AC port connection detection circuit of claim 4, wherein said first detection module further comprises a diode D12, a diode D13; the triode D12, the resistor R11 and the signal output part D11 are connected in series between the input end of the triode Q1 and the first connection end; the diode D13 is connected between the output end of the triode Q1 and the third connecting end; the second detection module further comprises a diode D22; the diode D22, the resistor R21 and the signal output device D21 are connected in series between the second connection end and the third connection end.
6. The single-phase AC port connection detection circuit of claim 4, wherein said third detection module comprises a resistor R31 and a signal output device D31; the resistor R31 is connected in series with the signal output element D31 between the first connection terminal and the second connection terminal; the signal output element D31 has a unidirectional conduction characteristic, and when the potential of the second connection terminal is higher than the potential of the first connection terminal, the signal output element D31 conducts and outputs the set state of the third identification signal.
7. The single-phase AC port wiring detection circuit of claim 6, wherein said fourth detection module comprises a resistor R41, a resistor R42, a resistor R43, a resistor R44, a signal output device D41 and a transistor Q2; the resistor R41 and the signal output device D41 are connected in series between the input end of the triode Q2 and the first connection end; the resistor R42 is connected between the first connecting end and the third connecting end; the resistor R43 is connected between the control end of the triode Q2 and the third connecting end; the output end of the triode Q2 is connected with the second connecting end; the resistor R44 is connected between the second connecting end and the third connecting end; the signal output device D41 has a unidirectional conduction characteristic, and when the potential of the first connection terminal is higher than the potential of the input terminal of the transistor Q2, the signal output device D41 conducts and outputs the set state of the fourth identification signal.
8. The single phase ac port connection detection circuit of claim 6, wherein said third detection module further comprises a diode D32; a diode D32, a resistor R31 and a signal output piece D31 are connected in series between the second connecting end and the first connecting end; the fourth detection module further comprises a diode D42, a diode D43; the triode D42, the resistor R41 and the signal output part D41 are connected in series between the input end of the triode Q2 and the first connection end; the diode D43 is connected between the output end of the triode Q2 and the second connecting end.
9. The single-phase ac port connection detection circuit of claim 7, wherein the signal output device D11, the signal output device D21, the signal output device D31, and the signal output device D41 are LEDs.
10. The single-phase ac port connection detection circuit of claim 7, further comprising an identification module; the identification module is respectively connected with the first detection module, the second detection module, the third detection module and the fourth detection module; the signal output device D11, the signal output device D21, the signal output device D31 and the signal output device D41 are optical couplers; the secondary side ports of the signal output device D11, the signal output device D21, the signal output device D31 and the signal output device D41 are connected with the identification module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201921357248.8U CN210894651U (en) | 2019-08-20 | 2019-08-20 | Single-phase current-crossing port wiring detection circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201921357248.8U CN210894651U (en) | 2019-08-20 | 2019-08-20 | Single-phase current-crossing port wiring detection circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN210894651U true CN210894651U (en) | 2020-06-30 |
Family
ID=71339641
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201921357248.8U Active CN210894651U (en) | 2019-08-20 | 2019-08-20 | Single-phase current-crossing port wiring detection circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN210894651U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110542824A (en) * | 2019-08-20 | 2019-12-06 | 易事特集团股份有限公司 | Single-phase current-crossing port wiring detection circuit |
-
2019
- 2019-08-20 CN CN201921357248.8U patent/CN210894651U/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110542824A (en) * | 2019-08-20 | 2019-12-06 | 易事特集团股份有限公司 | Single-phase current-crossing port wiring detection circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN204967246U (en) | IGBT short circuit detects protection circuit and because IGBT's controllable rectifier circuit | |
| CN206431265U (en) | Civil power power-fail detection circuit | |
| CN105323906B (en) | Lighting device including control device and the aircraft including lighting device | |
| US10581320B2 (en) | Direct filtering type switching power supply | |
| CN108718152A (en) | Interleaved PFC control circuit and motor-drive circuit | |
| CN107104589B (en) | PFC circuit and variable frequency air conditioner | |
| CN207764305U (en) | A kind of circuit of detection three-phase alternating-current supply phase shortage | |
| CN210894651U (en) | Single-phase current-crossing port wiring detection circuit | |
| CN212008740U (en) | Power failure detection device | |
| CN113049950A (en) | Relay detection device and method and charging pile | |
| CN108092237A (en) | A kind of full-bridge inverting power switch pipe overcurrent and load over-current protection circuit | |
| CN110542824A (en) | Single-phase current-crossing port wiring detection circuit | |
| CN207817080U (en) | The major loop input power lack detection circuit of servo-driver | |
| CN103973134A (en) | Direct-current power device and PWM (pulse width modulation) pulse control method for improving power factor thereof | |
| CN211656001U (en) | PFC control circuit and air conditioner | |
| CN106300558B (en) | A kind of battery clamp | |
| WO2018024035A1 (en) | Indicating circuit for switching power supply, and using method therefor | |
| CN104343713A (en) | Failure detection circuit of alternating current fan | |
| CN218630128U (en) | Zero-crossing detection circuit | |
| CN207623396U (en) | A kind of alternating voltage isolation detection device | |
| CN210431981U (en) | Low-power LED linear power supply circuit | |
| CN209198534U (en) | A kind of zero cross detection circuit and device | |
| CN105992416A (en) | Electromagnetic heating control circuit and electromagnetic heating device | |
| CN207424116U (en) | Detection circuit | |
| CN207114616U (en) | A kind of electrochemical capacitor is pressed, over-voltage detection circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |