CN210805233U

CN210805233U - Read-write conversion circuit and memory

Info

Publication number: CN210805233U
Application number: CN201922090959.XU
Authority: CN
Inventors: 尚为兵
Original assignee: Changxin Memory Technologies Inc
Current assignee: Changxin Memory Technologies Inc
Priority date: 2019-11-27
Filing date: 2019-11-27
Publication date: 2020-06-19
Anticipated expiration: 2029-11-27

Abstract

The utility model relates to a storage technology field provides a read-write conversion circuit, memory. The read-write conversion circuit includes: the switching circuit comprises a first pre-charging circuit, a positive feedback circuit, a second pre-charging circuit, a fourth switching unit, a sixth switching unit, a seventh switching unit, an eighth switching unit, a tenth switching unit, an eleventh switching unit, a twelfth switching unit, a thirteenth switching unit, a fourteenth switching unit and a fifteenth switching unit. The read-write conversion circuit can read corresponding signals to the third signal end and the fourth signal end only through one of the first signal end or the second signal end in a signal reading stage, and can write corresponding signals to the first signal end and the second signal end only through one of the third signal end or the fourth signal end in a signal writing stage.

Description

Read-write conversion circuit and memory

Technical Field

The utility model relates to a storage technology field especially relates to a read-write conversion circuit, memory.

Background

Fig. 1 is a schematic diagram of a dram in the related art. The dynamic random access memory generally includes a memory array 01, a Sa (sense amplifier array) 02, an XDEC (row decode circuit) 04, an YDEC (column decode circuit) 03, and a read amplifier circuit (SSA) and a write driver circuit (write driver)05 of Gdata & Gdata # signals. Fig. 2 is a partial enlarged view of fig. 1, when a WL (word line) is selected (after XDEC decoding control), data is transmitted to SAs on upper and lower sides, amplified by the SAs, and then written back to the cell connected to the selected WL. When data needs to be changed or rewritten, the YDEC column is decoded to select a corresponding SA position, the data is transmitted to a group of Ldata & Ldata # through a group of Gdata & Gdata #, a local read-write conversion circuit (lrwap), and then the corresponding SA and the connected cell unit are written. When data is read out, the direction of data transmission is opposite, the YDEC column decoding selects a corresponding SA position, the data is transmitted to a group of Ldata & Ldata #, then the data is transmitted to a group of Gdata & Gdata #, and finally the data is amplified and output through an SSA (second sense amplifier).

Fig. 3 is a schematic structural diagram of an exemplary embodiment of a read-write conversion circuit in the related art. The read-write conversion circuit can read the signal of the signal terminal Ldata to the signal terminal Gdata, read the signal of the signal terminal Ldata # to the signal terminal Gdata #, write the signal of the signal terminal Gdata to the signal terminal Ldata and write the signal of the signal terminal Gdata # to the signal terminal Ldata #. In the write stage, the read/write conversion circuit writes the reset voltage to the signal terminals Ldata and Ldata # through the transistors T8, T9, and T10, and then inputs an active level to the signal terminal Wr to turn on the transistors T1 and T2, thereby writing the signal of the signal terminal Gdata to the signal terminal Ldata and writing the signal of the signal terminal Gdata # to the signal terminal Ldata #. In the read phase, a high level signal is first written into the signal terminals Gdata, Gdata #, then an active level is input into the signal terminal Rd to turn on the transistors T4, T6, T7, when the signal terminal Ldata # is high and Ldata is low, the transistor T3 is turned on by the signal terminal Ldata # to transmit a low level signal of the ground terminal GND to the signal terminal Gdata, and at the same time, the transistor T5 is turned off by the signal terminal Ldata to keep the Gdata # high. Similarly, when the signal terminal Ldata # is at a low level and Ldata is at a high level, the signal terminal Ldata # is at a low level and ddata is at a high level.

However, in the related art, when the read-write conversion circuit writes data and reads data, the signal terminals Gdata, Gdata # need to be in opposite complementary polarities, that is, the levels of signals on the signal terminals Gdata, Gdata # are opposite in logic. In the related art, the read-write conversion circuit has a slow read-write speed, and the precharge driving device and the write driving device connected with the read-write conversion circuit have large sizes and high power consumption.

It should be noted that the information of the present invention in the above background section is only for enhancing the understanding of the background of the present invention, and thus may include information that does not constitute prior art known to those of ordinary skill in the art.

SUMMERY OF THE UTILITY MODEL

An object of the utility model is to provide a read converting circuit and drive method, memory thereof, should read converting circuit and be arranged in solving the correlation technique, signal terminal Gdata, Gdata # must be in the technical problem of opposite complementary polarity.

Other features and advantages of the invention will be apparent from the following detailed description, or may be learned by practice of the invention in part.

According to the utility model discloses an aspect provides a read-write conversion circuit, and this read-write conversion circuit includes: the switching circuit comprises a first pre-charging circuit, a positive feedback circuit, a second pre-charging circuit, a fourth switching unit, a sixth switching unit, a seventh switching unit, an eighth switching unit, a tenth switching unit, an eleventh switching unit, a twelfth switching unit, a thirteenth switching unit, a fourteenth switching unit and a fifteenth switching unit. The first pre-charging circuit is connected with a first pre-charging control end, a first power end, a first signal end and a second signal end and is used for responding to a signal of the first pre-charging control end to transmit a signal of the first power end to the first signal end and the second signal end; the positive feedback circuit is connected with the first signal terminal, the second signal terminal and the second power terminal, and is used for responding to the signal of the first signal terminal to transmit the signal of the second power terminal to the second signal terminal and simultaneously disconnecting the first signal terminal and the second power terminal in response to the signal of the second signal terminal, and is used for responding to the signal of the second signal terminal to transmit the signal of the second power terminal to the first signal terminal and simultaneously disconnecting the second signal terminal and the second power terminal in response to the signal of the first signal terminal; the second pre-charging circuit is used for pre-charging voltage to the third signal end and the fourth signal end; the control end of the fourth switch unit is connected with the first writing control end, the first end is connected with the third signal end, and the second end is connected with the first signal end; the control end of the sixth switch unit is connected with the third signal end, and the first end of the sixth switch unit is connected with the second signal end; the control end of the seventh switch unit is connected with the first writing control end, the first end of the seventh switch unit is connected with the second end of the sixth switch unit, and the second end of the seventh switch unit is connected with the third power supply end; the control end of the eighth switch unit is connected with the second write-in control end, the first end is connected with the second signal end, and the second end is connected with the fourth signal end; the control end of the tenth switching unit is connected with the fourth signal end, and the first end of the tenth switching unit is connected with the first signal end; a control end of the eleventh switch unit is connected with the second write-in control end, a first end of the eleventh switch unit is connected with a second end of the tenth switch unit, and a second end of the eleventh switch unit is connected with the third power supply end; the control end of the twelfth switching unit is connected with the second signal end, and the first end of the twelfth switching unit is connected with the third signal end; the control end of the thirteenth switch unit is connected with the first reading control end, the first end of the thirteenth switch unit is connected with the second end of the twelfth switch unit, and the second end of the thirteenth switch unit is connected with the third power supply end; a control end of the fourteenth switching unit is connected with the first signal end, and a first end of the fourteenth switching unit is connected with the fourth signal end; the control end of the fifteenth switching unit is connected with the second reading control end, the first end of the fifteenth switching unit is connected with the second end of the fourteenth switching unit, and the second end of the fifteenth switching unit is connected with the third power supply end.

In an exemplary embodiment of the present invention, the first pre-charging circuit includes a first switch unit, a second switch unit, and a third switch unit, wherein a control terminal of the first switch unit is connected to a first pre-charging control terminal, a first terminal is connected to a first power source terminal, and a second terminal is connected to a first signal terminal; the control end of the second switch unit is connected with the first pre-charging control end, the first end is connected with the first power supply end, and the second end is connected with the second signal end; the control end of the third switch unit is connected with the first pre-charging control end, the first end is connected with the first signal end, and the second end is connected with the second signal end.

In an exemplary embodiment of the present invention, the positive feedback circuit includes a fifth switch unit and a ninth switch unit, a control terminal of the fifth switch unit is connected to the first signal terminal, a first terminal of the fifth switch unit is connected to the second power source terminal, and a second terminal of the fifth switch unit is connected to the second signal terminal; and the control end of the ninth switch unit is connected with the second signal end, the first end is connected with the second power supply end, and the second end is connected with the first signal end.

In an exemplary embodiment of the present invention, the fifth switch unit is a P-type transistor, and the sixth switch unit is an N-type transistor; the signal of the second power supply end is a high-level signal, and the signal of the third power supply end is a low-level signal.

In an exemplary embodiment of the present invention, the fifth switch unit is an N-type transistor, and the sixth switch unit is a P-type transistor; the signal of the second power supply end is a low-level signal, and the signal of the third power supply end is a high-level signal.

In an exemplary embodiment of the present invention, the ninth switch unit is a P-type transistor, and the tenth switch unit is an N-type transistor; the signal of the second power supply end is a high-level signal, and the signal of the third power supply end is a low-level signal.

In an exemplary embodiment of the present invention, the ninth switching unit is an N-type transistor, and the tenth switching unit is a P-type transistor; the signal of the second power supply end is a low-level signal, and the signal of the third power supply end is a high-level signal.

In an exemplary embodiment of the present invention, the twelfth switching unit is an N-type transistor, the signal of the third power source terminal is a low level signal, and the second pre-charge circuit is configured to pre-charge a high level signal to the third signal terminal and the fourth signal terminal.

In an exemplary embodiment of the present invention, the twelfth switching unit is a P-type transistor, the signal of the third power source terminal is a high level signal, and the second pre-charge circuit is configured to pre-charge a low level signal to the third signal terminal and the fourth signal terminal.

In an exemplary embodiment of the present invention, the fourteenth switching unit is an N-type transistor, the signal of the third power source terminal is a low level signal, and the second pre-charge circuit is configured to pre-charge a high level signal to the third signal terminal and the fourth signal terminal.

In an exemplary embodiment of the present invention, the fourteenth switching unit is a P-type transistor, the signal of the third power source terminal is a high level signal, and the second pre-charge circuit is configured to pre-charge a low level signal to the third signal terminal and the fourth signal terminal.

According to an aspect of the present invention, there is provided a method for driving a read/write conversion circuit, the method including:

in the write phase:

the first stage is as follows: inputting an active level signal to a first pre-charge control terminal to transmit a signal of the first power supply terminal to the first signal terminal and a second signal terminal by using a first pre-charge circuit in response to the active level signal of the first pre-charge control terminal;

and a second stage: inputting a first signal to be written to a third signal terminal, so as to transmit the first signal to be written of the third signal terminal to the first signal terminal in response to the signal of the first write control terminal, and to transmit the signal of the second power terminal to the second signal terminal in response to the signal of the first signal terminal, or to transmit the signal of the third power terminal to the second signal terminal in response to the signals of the first write control terminal and the third signal terminal, and simultaneously writing a second signal to be written to a fourth signal terminal;

or, inputting a third signal to be written to a fourth signal terminal, so as to transmit the third signal to be written of the fourth signal terminal to the second signal terminal in response to a signal of a second write control terminal, and for transmitting the signal of the second power terminal to the first signal terminal in response to the signal of the second signal terminal, or for transmitting the signal of the third power terminal to the first signal terminal in response to the signals of the second write control terminal and the fourth signal terminal, and simultaneously writing the fourth signal to be written to the third signal terminal;

in the read phase:

the first stage is as follows: pre-charging voltages to the third signal end and the fourth signal end by using a second pre-charging circuit;

and a second stage: inputting an active level signal to the first read control terminal to transmit the signal of the third power supply terminal to the third signal terminal in response to the signals of the second signal terminal and the first read control terminal, and simultaneously pre-charging the fourth signal terminal with a second pre-charge circuit;

or, inputting an active level signal to the second read control terminal to transmit the signal of the third power supply terminal to the fourth signal terminal in response to the signals of the first signal terminal and the second read control terminal, and simultaneously pre-charging the voltage to the third signal terminal by using the second pre-charging circuit.

According to an aspect of the present invention, a memory is provided, which includes the above-mentioned read/write conversion circuit.

According to the utility model discloses an aspect provides a read-write conversion circuit, and this read-write conversion circuit can only read corresponding signal to third signal end and fourth signal end through one in first signal end or the second signal end in the signal reading stage to and can write in corresponding signal to first signal end and second signal end through one in third signal end or the fourth signal end in the signal writing stage.

The disclosure provides a read-write conversion circuit, a driving method thereof and a memory. The read-write conversion circuit can read corresponding signals to the third signal end and the fourth signal end only through one of the first signal end or the second signal end in a signal reading stage, and can write corresponding signals to the first signal end and the second signal end only through one of the third signal end or the fourth signal end in a signal writing stage. On one hand, the two-stage pipeline mode changes the service cycle of the third signal end and the fourth signal end from the original time of one tCCD (interval between adjacent write commands) to the time of tCCD multiplied by 2, so that the requirement on the time sequence can be greatly relaxed, or the read-write speed can be further improved. On the other hand, the idle third signal end or the idle fourth signal end can be subjected to pre-charging or pre-writing operation, so that the read-write signal has more sufficient time to work, the size of the pre-charging driving device and the size of the writing driving device can be reduced, and the reduction of the power consumption of the pre-charging driving device and the power consumption of the writing driving device are facilitated.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention as claimed.

Drawings

The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the invention and together with the description, serve to explain the principles of the invention. It is obvious that the drawings in the following description are only some embodiments of the invention, and that for a person skilled in the art, other drawings can be derived from them without inventive effort.

FIG. 1 is a diagram illustrating a DRAM structure according to the related art;

FIG. 2 is an enlarged view of a portion of FIG. 1;

FIG. 3 is a schematic diagram of an exemplary embodiment of a read-write conversion circuit in the related art;

FIG. 4 is a schematic diagram of an exemplary embodiment of a read-write conversion circuit according to the present disclosure;

FIG. 5 is a timing diagram of nodes in an embodiment of a read switch circuit according to the present disclosure;

FIG. 6 is a timing diagram of nodes in another embodiment of a read switch circuit according to the present disclosure;

FIG. 7 is a schematic diagram of another exemplary embodiment of a read-write conversion circuit according to the present disclosure;

fig. 8 is a schematic structural diagram of another exemplary embodiment of the read-write conversion circuit of the present disclosure.

Detailed Description

Example embodiments will now be described more fully with reference to the accompanying drawings. Example embodiments may, however, be embodied in many different forms and should not be construed as limited to the examples set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of example embodiments to those skilled in the art. The same reference numerals in the drawings denote the same or similar structures, and thus their detailed description will be omitted.

Although relative terms, such as "upper" and "lower," may be used in this specification to describe one element of an icon relative to another, these terms are used in this specification for convenience only, e.g., in accordance with the orientation of the examples described in the figures. It will be appreciated that if the device of the icon were turned upside down, the element described as "upper" would become the element "lower". Other relative terms, such as "high," "low," "top," "bottom," "left," "right," and the like are also intended to have similar meanings. When a structure is "on" another structure, it may mean that the structure is integrally formed with the other structure, or that the structure is "directly" disposed on the other structure, or that the structure is "indirectly" disposed on the other structure via another structure.

The terms "a," "an," "the," and the like are used to denote the presence of one or more elements/components/parts; the terms "comprising" and "having" are intended to be inclusive and mean that there may be additional elements/components/etc. other than the listed elements/components/etc.

The present exemplary embodiment first provides a read-write conversion circuit, as shown in fig. 4, which is a schematic structural diagram of an exemplary embodiment of the read-write conversion circuit of the present disclosure. The read-write conversion circuit includes: the driving circuit includes a first precharge circuit 1, a positive feedback circuit 2, a second precharge circuit 3, a fourth switching unit T4, a sixth switching unit T6, a seventh switching unit T7, an eighth switching unit T8, a tenth switching unit T10, an eleventh switching unit T11, a twelfth switching unit T12, a thirteenth switching unit T13, a fourteenth switching unit T14, and a fifteenth switching unit T15. The first pre-charging circuit 1 is connected to a first pre-charging control terminal PreEqN, a first power supply terminal V1, a first signal terminal Ldata and a second signal terminal Ldata # and is configured to transmit a signal of the first power supply terminal V1 to the first signal terminal Ldata and the second signal terminal Ldata # in response to a signal of the first pre-charging control terminal preqn; the positive feedback circuit 1 is connected to the first signal terminal Ldata, the second signal terminal Ldata #, the second power supply terminal V2, and is configured to respond to the signal of the first signal terminal Ldata to transmit the signal of the second power supply terminal V2 to the second signal terminal Ldata #, and simultaneously to disconnect the first signal terminal Ldata and the second power supply terminal V2, and is configured to respond to the signal of the second signal terminal Ldata # to transmit the signal of the second power supply terminal V2 to the first signal terminal Ldata, and simultaneously to disconnect the second signal terminal Ldata and the second power supply terminal V2, respectively; the second pre-charging circuit 3 is used for pre-charging voltages to the third signal terminal Gdata and the fourth signal terminal Gdata #; a control terminal of the fourth switching unit T4 is connected to the first write control terminal Wr1, a first terminal thereof is connected to the third signal terminal Gdata, and a second terminal thereof is connected to the first signal terminal Ldata; a control end of the sixth switching unit T6 is connected to the third signal end Gdata, and a first end is connected to the second signal end Ldata #; the control terminal of the seventh switching unit T7 is connected to the first write control terminal Wr1, the first terminal thereof is connected to the second terminal of the sixth switching unit T6, and the second terminal thereof is connected to the third power supply terminal V3. A control terminal of the eighth switching unit T8 is connected to the second write control terminal Wr2, a first terminal thereof is connected to the second signal terminal Ldata #, and a second terminal thereof is connected to the fourth signal terminal Gdata #; a control terminal of the tenth switching unit T10 is connected to the fourth signal terminal Gdata #, and a first terminal is connected to the first signal terminal Ldata; a control terminal of the eleventh switching unit T11 is connected to the second write control terminal Wr2, a first terminal thereof is connected to the second terminal of the tenth switching unit T10, and a second terminal thereof is connected to the third power source terminal V3; a control end of the twelfth switching unit T12 is connected to the second signal end Ldata #, and a first end is connected to the third signal end Gdata; a control terminal of the thirteenth switching unit T13 is connected to the first read control terminal Rd1, a first terminal thereof is connected to the second terminal of the twelfth switching unit T12, and a second terminal thereof is connected to the third power terminal V3; a control end of the fourteenth switching unit T14 is connected to the first signal end Ldata, and a first end is connected to the fourth signal end Gdata #; a control terminal of the fifteenth switch unit T15 is connected to the second read control terminal Rd2, a first terminal thereof is connected to the second terminal of the fourteenth switch unit T14, and a second terminal thereof is connected to the third power terminal V3.

The present disclosure provides a read-write conversion circuit. The read-write conversion circuit can read corresponding signals to the third signal end and the fourth signal end only through one of the first signal end or the second signal end in a signal reading stage, and can write corresponding signals to the first signal end and the second signal end only through one of the third signal end or the fourth signal end in a signal writing stage. On one hand, the two-stage pipeline mode changes the service cycle of the third signal end and the fourth signal end from the original time of one tCCD (interval between adjacent write commands) to the time of tCCD multiplied by 2, so that the requirement on the time sequence can be greatly relaxed, or the read-write speed can be further improved. On the other hand, the idle third signal end or the idle fourth signal end can be subjected to pre-charging or pre-writing operation, so that the read-write signal has more sufficient time to work, the size of the pre-charging driving device and the size of the writing driving device can be reduced, and the reduction of the power consumption of the pre-charging driving device and the power consumption of the writing driving device are facilitated.

In the present exemplary embodiment, as shown in fig. 4, the first precharge circuit 1 may include a first switching unit T1, a second switching unit T2, and a third switching unit T3. A control terminal of the first switch unit T1 is connected to the first pre-charge control terminal preqn, a first terminal thereof is connected to the first power terminal V1, and a second terminal thereof is connected to the first signal terminal Ldata; a control terminal of the second switch unit T2 is connected to the first pre-charge control terminal preqn, a first terminal thereof is connected to the first power terminal V1, and a second terminal thereof is connected to the second signal terminal Ldata #; a control terminal of the third switching unit T3 is connected to the first precharge control terminal preqn, a first terminal is connected to the first signal terminal Ldata, and a second terminal is connected to the second signal terminal Ldata #. The read/write converting circuit needs to perform a precharge operation before the read/write driving, and in the precharge stage, the first precharge control terminal preqn inputs an active level signal to turn on the first switch unit T1, the second switch unit T2 and the third switch unit T3. The first power source terminal V1 precharges the reset level to the first signal terminal Ldata and the second signal terminal Ldata #.

In the present exemplary embodiment, as shown in fig. 4, the positive feedback circuit 1 may include a fifth switch unit T5 and a ninth switch unit T9, wherein a control terminal of the fifth switch unit T5 is connected to the first signal terminal Ldata, a first terminal is connected to the second power terminal V2, and a second terminal is connected to the second signal terminal Ldata #; a control terminal of the ninth switch unit T9 is connected to the second signal terminal Ldata #, a first terminal thereof is connected to the second power terminal V2, and a second terminal thereof is connected to the first signal terminal Ldata.

In the present exemplary embodiment, as shown in fig. 4, the fifth switching unit T5 may be a P-type transistor, and the sixth switching unit is an N-type transistor; accordingly, the signal of the second power source terminal V2 is a high level signal, and the signal of the third power source terminal V3 is a low level signal. The read-write conversion circuit can write signals into the first signal terminal Ldata and the second signal terminal Ldata # through the third signal terminal Gdata. When the third signal terminal Gdata is a high level signal, Wr1 inputs an active level signal to turn on the fourth switching unit T4 and the seventh switching unit T7, the signal of the third signal terminal Gdata is transmitted to the first signal terminal Ldata, and simultaneously, the high level signal of the third signal terminal Gdata turns on the sixth switching unit, and the low level signal of the third power terminal V3 is transmitted to the second signal terminal Ldata #. When the third signal terminal Gdata is a low level signal, Wr1 inputs an active level signal to turn on the fourth switching unit T4, the signal of the third signal terminal Gdata is transmitted to the first signal terminal Ldata, and at the same time, the low level signal of the first signal terminal Ldata turns on the fifth switching unit T5 to transmit the high level signal of the second power terminal V2 to the second signal terminal Ldata #, and at the same time, the high level signal of the second signal terminal Ldata # turns off the ninth switching unit T9 so that the low level signal of the first signal terminal Ldata is not affected by the high level of the second power terminal V2.

In the present exemplary embodiment, as shown in fig. 4, the ninth switching unit may be a P-type transistor, and the tenth switching unit may be an N-type transistor; accordingly, the signal of the second power source terminal V2 is a high level signal, and the signal of the third power source terminal V3 is a low level signal. The read-write conversion circuit can write signals into the first signal terminal Ldata and the second signal terminal Ldata # through the fourth signal terminal Gdata #. When the fourth signal terminal Gdata # is a high level signal, Wr2 inputs an active level signal to turn on the eighth and eleventh switching units T8 and T11, a signal of the fourth signal terminal Gdata # is transmitted to the second signal terminal Ldata #, and simultaneously, a high level signal of the fourth signal terminal Gdata # turns on the tenth switching unit T10, so that a low level signal of the third power terminal V3 is transmitted to the first signal terminal Ldata. When the fourth signal terminal Gdata # is a low level signal, the Wr2 inputs an active level signal to turn on the eighth switching unit T8 to transmit the signal of the fourth signal terminal Gdata # to the second signal terminal Ldata #, and at the same time, the low level signal of the second signal terminal Ldata # turns on the ninth switching unit T9 to transmit the high level signal of the second power terminal V2 to the first signal terminal Ldata, and at the same time, the high level signal of the first signal terminal Ldata turns off the fifth switching unit T5 to make the low level signal of the second signal terminal Ldata # not affected by the high level of the second power terminal V2.

In the present exemplary embodiment, as shown in fig. 4, the twelfth switching unit may be an N-type transistor, accordingly, the signal of the third power supply terminal V3 is a low level signal, and the second pre-charging circuit 3 is configured to pre-charge a high level signal to the third signal terminal Gdata and the fourth signal terminal Gdata #. The read-write conversion circuit can read signals from the third signal terminal Gdata and the fourth signal terminal Gdata # through the second signal terminal Ldata #. When the second signal terminal Ldata # is a high level signal, the twelfth switching unit T12 is turned on while the first read control terminal Rd1 inputs an active level signal to turn on the thirteenth switching unit T13, so that the low level signal of the third power source terminal V3 is transmitted to the third signal terminal Gdata while the fourth signal terminal Gdata # maintains a high level precharged to the second precharge circuit.

In the present exemplary embodiment, as shown in fig. 4, the fourteenth switching unit may be an N-type transistor, and accordingly, the signal of the third power supply terminal V3 may be a low-level signal, and the second precharge circuit 3 is configured to precharge a high-level signal to the third and fourth signal terminals Gdata and Gdata #. The read-write conversion circuit can read signals from the third signal terminal Gdata and the fourth signal terminal Gdata # through the first signal terminal Ldata. When the first signal terminal Ldata is a high level signal, the fourteenth switching unit T14 is turned on, and simultaneously the second read control terminal Rd2 inputs an active level signal to turn on the fifteenth switching unit T15, so that the low level signal of the third power terminal V3 is transmitted to the fourth signal terminal Gdata #, and simultaneously, the third signal terminal Gdata maintains a high level precharged to the second precharge circuit.

In the present exemplary embodiment, the first switch unit T1, the second switch unit T2, the third switch unit T3, the fourth switch unit T4, the seventh switch unit T7, the eighth switch unit T8, the ninth switch unit T9, the eleventh switch unit T11, the thirteenth switch unit T13, and the fifteenth switch unit T15 may be P-type transistors or N-type transistors, as shown in fig. 4, and the present exemplary embodiment is described by taking as an example that the first switch unit T1, the second switch unit T2, and the third switch unit T3 are P-type transistors, and the fourth switch unit T4, the seventh switch unit T7, the eighth switch unit T8, the ninth switch unit T9, the eleventh switch unit T11, the thirteenth switch unit T13, and the fifteenth switch unit T15 are N-type transistors.

In the present exemplary embodiment, the driving manner of the read conversion circuit is divided into a read phase and a write phase. Fig. 5 is a timing diagram of each node in an embodiment of a read switch circuit according to the present disclosure. The write-in stage is divided into a first stage t1 and a second stage t2, in the first stage t1, the first precharge control terminal preqn is at a low level, the first write-in control terminal Wr1 and the second write-in control terminal Wr2 are at a low level, and the first precharge circuit precharges the reset signal to the first signal terminal Ldata and the second signal terminal Ldata #; in the second phase t2, the first write control terminal Wr1 is at a high level, and the second write control terminal Wr2 is at a low level, so that signals can be written to the first signal terminal Ldata and the second signal terminal Ldata # by the third signal terminal Gdata, at this time, the fourth signal terminal Gdata # is a free terminal, and a data signal can be precharged to the fourth signal terminal Gdata # to write signals to the first signal terminal Ldata and the second signal terminal Ldata # through the fourth signal terminal Gdata # in the next write phase. Fig. 6 is a timing diagram of each node in another embodiment of the read switch circuit according to the present disclosure. The reading phase is divided into a first phase t1 and a second phase t2, and in the first phase t1, the second pre-charging circuit pre-charges high level signals to the third signal terminal Gdata and the fourth signal terminal Gdata #; in the second stage T2, when the first signal terminal Ldata is a low level signal and the second signal terminal Ldata # is a high level signal, the first read control terminal Rd1 inputs a high level signal to turn on the thirteenth switch unit, the high level signal of the second signal terminal Ldata # turns on the twelfth switch unit T12, so as to transmit the low level signal of the third power terminal to the third signal terminal Gdata, the fourth signal terminal holds the high level signal precharged to the first stage T1 second precharge circuit, and at this time, the fourth signal terminal Gdata # is a free terminal, and the precharge operation of the next read stage can be performed to the fourth signal terminal Gdata #. Similarly, when the first signal terminal Ldata is a high-level signal and the second signal terminal Ldata # is a low-level signal, the second read control terminal Rd2 inputs a high-level signal to turn on the fifteenth switch unit T15, the high-level signal of the first signal terminal Ldata turns on the fourteenth switch unit T14, so that the low-level signal of the third power terminal is transmitted to the fourth signal terminal Gdata #, the third signal terminal keeps the high-level signal precharged to the second precharge circuit in the first stage, and at this time, the third signal terminal Gdata is a free terminal and can perform the precharge operation in the next read stage to the third signal terminal Gdata.

Fig. 7 is a schematic structural diagram of another exemplary embodiment of the read-write conversion circuit according to the present disclosure. In the present exemplary embodiment, the fifth switching unit T5 may be an N-type transistor, and the sixth switching unit T6 may be a P-type transistor; the ninth switching unit T9 may be an N-type transistor, and the tenth switching unit T10 may be a P-type transistor; accordingly, the signal of the second power source terminal V2 is a low level signal, and the signal of the third power source terminal V3 is a high level signal. In this exemplary embodiment, the twelfth switch unit T12 may be a P-type transistor, the fourteenth switch unit T14 may be a P-type transistor, and accordingly, the second precharge circuit 3 is configured to precharge a low-level signal to the third signal terminal Gdata and the fourth signal terminal Gdata #. In the present exemplary embodiment, the first switching unit T1, the second switching unit T2, the third switching unit T3, the fourth switching unit T4, the seventh switching unit T7, the eighth switching unit T8, the ninth switching unit T9, the eleventh switching unit T11, the thirteenth switching unit T13, and the fifteenth switching unit T15 may be P-type transistors or N-type transistors, as shown in fig. 7, and in the present exemplary embodiment, the first switching unit T1, the second switching unit T2, and the third switching unit T3 may be P-type transistors, and the fourth switching unit T4, the seventh switching unit T7, the eighth switching unit T8, the ninth switching unit T9, the eleventh switching unit T11, the thirteenth switching unit T13, and the fifteenth switching unit T15 may be N-type transistors. The read-write conversion circuit provided by the present exemplary embodiment is the same as the read-write conversion circuit driving method shown in fig. 4, and is not described here again.

Fig. 8 is a schematic structural diagram of another exemplary embodiment of the read-write conversion circuit according to the present disclosure. In the read-write conversion circuit, the first switch unit T1 and the second switch unit T2 may be N-type transistors, and the third switch unit may be P-type transistors. The first precharge control terminal preqn is connected to the first node N1 through the second inverter P2, control terminals of the first switch unit T1 and the second switch unit T2 are connected to the first node N1, respectively, and a control terminal of the third switch unit T3 is connected to the first node N1 through the first inverter P1.

The present exemplary embodiment further provides a method for driving a read-write conversion circuit, which is used to drive the read-write conversion circuit, and the method includes:

in the write phase:

in the read phase:

The present exemplary embodiment also provides a memory including the read-write conversion circuit described above.

The memory provided in this embodiment has the same technical features and working principles as the read-write conversion circuit, and the above contents have already been described in detail and are not described again here.

Other embodiments of the disclosure will be apparent to those skilled in the art from consideration of the specification and practice of the disclosure disclosed herein. This application is intended to cover any variations, uses, or adaptations of the disclosure following, in general, the principles of the disclosure and including such departures from the present disclosure as come within known or customary practice within the art to which the disclosure pertains. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the disclosure being indicated by the following claims.

It will be understood that the present disclosure is not limited to the precise arrangements described above and shown in the drawings and that various modifications and changes may be made without departing from the scope thereof. The scope of the present disclosure is to be limited only by the terms of the appended claims.

Claims

1. A read-write conversion circuit, comprising:

the first pre-charging circuit is connected with a first pre-charging control end, a first power end, a first signal end and a second signal end and is used for responding to a signal of the first pre-charging control end to transmit a signal of the first power end to the first signal end and the second signal end;

a positive feedback circuit, connected to the first signal terminal, the second power terminal, for responding to the signal of the first signal terminal to transmit the signal of the second power terminal to the second signal terminal, and simultaneously for responding to the signal of the second signal terminal to disconnect the first signal terminal and the second power terminal, and for responding to the signal of the second signal terminal to transmit the signal of the second power terminal to the first signal terminal, and simultaneously for responding to the signal of the first signal terminal to disconnect the second signal terminal and the second power terminal;

the second pre-charging circuit is used for pre-charging voltage to the third signal end and the fourth signal end;

the control end of the fourth switch unit is connected with the first writing control end, the first end of the fourth switch unit is connected with the third signal end, and the second end of the fourth switch unit is connected with the first signal end;

a control end of the sixth switch unit is connected with the third signal end, and a first end of the sixth switch unit is connected with the second signal end;

a control end of the seventh switch unit is connected with the first writing control end, a first end of the seventh switch unit is connected with a second end of the sixth switch unit, and a second end of the seventh switch unit is connected with a third power supply end;

the control end of the eighth switch unit is connected with the second writing control end, the first end of the eighth switch unit is connected with the second signal end, and the second end of the eighth switch unit is connected with the fourth signal end;

a tenth switching unit, wherein a control end is connected with the fourth signal end, and a first end is connected with the first signal end;

an eleventh switch unit, a control terminal of which is connected to the second write control terminal, a first terminal of which is connected to the second terminal of the tenth switch unit, and a second terminal of which is connected to the third power terminal;

a twelfth switch unit, wherein the control end is connected with the second signal end, and the first end is connected with the third signal end;

a thirteenth switch unit, wherein a control end is connected to the first reading control end, a first end is connected to the second end of the twelfth switch unit, and a second end is connected to the third power supply end;

a fourteenth switch unit, a control end of which is connected to the first signal end and a first end of which is connected to the fourth signal end;

and a fifteenth switching unit, wherein a control terminal is connected to the second reading control terminal, a first terminal is connected to the second terminal of the fourteenth switching unit, and a second terminal is connected to the third power supply terminal.

2. The read-write conversion circuit according to claim 1, wherein the positive feedback circuit comprises:

a control end of the fifth switch unit is connected with the first signal end, a first end of the fifth switch unit is connected with the second power supply end, and a second end of the fifth switch unit is connected with the second signal end;

and the control end of the ninth switch unit is connected with the second signal end, the first end of the ninth switch unit is connected with the second power supply end, and the second end of the ninth switch unit is connected with the first signal end.

3. The read-write conversion circuit of claim 1, wherein the first precharge circuit comprises:

a first switch unit, a control end of which is connected with the first pre-charging control end, a first end of which is connected with the first power end, and a second end of which is connected with the first signal end;

a second switch unit, wherein a control end of the second switch unit is connected with the first pre-charging control end, a first end of the second switch unit is connected with the first power supply end, and a second end of the second switch unit is connected with the second signal end;

and a control end of the third switching unit is connected with the first pre-charging control end, a first end of the third switching unit is connected with the first signal end, and a second end of the third switching unit is connected with the second signal end.

4. The read-write conversion circuit according to claim 2, wherein the fifth switching unit is a P-type transistor, and the sixth switching unit is an N-type transistor;

the signal of the second power supply end is a high-level signal, and the signal of the third power supply end is a low-level signal.

5. The read-write conversion circuit according to claim 2, wherein the fifth switching unit is an N-type transistor, and the sixth switching unit is a P-type transistor;

the signal of the second power supply end is a low-level signal, and the signal of the third power supply end is a high-level signal.

6. The read-write conversion circuit according to claim 2, wherein the ninth switching unit is a P-type transistor, and the tenth switching unit is an N-type transistor;

7. The read-write conversion circuit according to claim 2, wherein the ninth switching unit is an N-type transistor, and the tenth switching unit is a P-type transistor;

8. The read-write conversion circuit according to claim 1, wherein the twelfth switch unit is an N-type transistor, the signal at the third power supply terminal is a low level signal, and the second pre-charge circuit is configured to pre-charge a high level signal to the third signal terminal and the fourth signal terminal.

9. The read-write conversion circuit according to claim 1, wherein the twelfth switch unit is a P-type transistor, the signal at the third power supply terminal is a high level signal, and the second pre-charge circuit is configured to pre-charge low level signals to the third signal terminal and the fourth signal terminal.

10. The read-write conversion circuit according to claim 1, wherein the fourteenth switching unit is an N-type transistor, the signal at the third power supply terminal is a low level signal, and the second pre-charge circuit is configured to pre-charge a high level signal to the third signal terminal and the fourth signal terminal.

11. The read-write conversion circuit according to claim 1, wherein the fourteenth switching unit is a P-type transistor, the signal at the third power supply terminal is a high level signal, and the second pre-charge circuit is configured to pre-charge a low level signal to the third signal terminal and the fourth signal terminal.

12. A memory comprising the read-write conversion circuit of any of claims 1-11.