CN210777797U - Display screen over-driving device and display device - Google Patents
Display screen over-driving device and display device Download PDFInfo
- Publication number
- CN210777797U CN210777797U CN201922393305.4U CN201922393305U CN210777797U CN 210777797 U CN210777797 U CN 210777797U CN 201922393305 U CN201922393305 U CN 201922393305U CN 210777797 U CN210777797 U CN 210777797U
- Authority
- CN
- China
- Prior art keywords
- lvds
- chip
- frame
- fpga chip
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The utility model discloses a display screen overdriving device and display device mainly solves current overdriving technique and only refers to the information of previous frame and carries out overvoltage control, does not refer to multiframe information, is difficult to improve the smear problem under the multiple scene. The overdrive device comprises an FPGA chip, a first LVDS receiving chip and a second LVDS receiving chip which are connected with the FPGA chip and are respectively used for receiving LVDS signals of an Nth frame and an N-1 th frame sent by a display device, a first SDRAM (synchronous dynamic random access memory) which is connected with the FPGA chip and is used for storing RGB (red, green and blue) data of an N-2 th frame, a memory which is connected with the FPGA chip and is used for storing lookup table data, and an LVDS sending chip which is connected with the FPGA chip and is used for sending LVDS signals. The utility model discloses to the multiframe reference condition, it is the same with the traditional single frame condition of reference, only carry out the SDRAM reading and writing to a frame data. The use of the dual LVDS receiving mode saves the use of an SDRAM memory and saves the storage and read-write processing of data. And the FPGA chip is used for overdrive processing, so that the data processing efficiency is improved.
Description
Technical Field
The utility model belongs to the technical field of the LCD technique and specifically relates to a display screen overdrive device and display device are related to.
Background
Liquid crystal displays have become the mainstream type of current displays due to their advantages of high image quality, low power consumption, light weight, etc. The method is widely applied to large-scale display equipment such as household televisions, vehicle-mounted televisions, computer screens and projectors, and small-scale display equipment such as smart phones, handheld games and digital cameras. The liquid crystal panel is a main component of the liquid crystal display, and when the liquid crystal panel is driven, the light transmittance of the display panel is changed due to the deflection of the liquid crystal molecules under the driving voltage, so that the display of the picture is realized. However, since the liquid crystal molecules require time to respond to the voltage driving, a problem of smear occurs when the screen is displayed if the response time is long. Therefore, the overdrive technology is widely used in liquid crystal panel display.
The voltage applied by the overdrive technique is higher than the corresponding voltage of the target state, so that the liquid crystal molecules rotate faster, and when the target state is reached, the voltage falls back to the corresponding voltage of the target state, thereby effectively shortening the response time. However, the overvoltage adjustment is performed only by referring to the information of the previous frame in the current overdrive technology, and the smear problem under various scenes is difficult to improve because the information of multiple frames is not referred.
At present, the overdrive technology only refers to the information of the previous frame to perform overvoltage adjustment, and searches the lookup table region according to the current N frame data and the N-1 frame data to perform bilinear interpolation calculation to obtain the gray scale value corresponding to the overdrive voltage. The existing overdrive technology only refers to the information of the previous frame, but does not refer to multi-frame information, so that the smear problem under various scenes is difficult to improve.
The conventional overdrive circuit module is shown in fig. 1. The module comprises an LVDS receiving chip, a computing unit, an SDRAM memory, a memory and an LVDS sending chip. The LVDS receiving chip, the SDRAM memory, the memory and the LVDS sending chip are all connected with the computing unit. The LVDS receiving chip is used for receiving current N frame data and converting LVDS signals into RGB signals; the SDRAM memory is used for storing the data of the (N-1) th frame; the memory is used for storing lookup table (LUT) information; the computing unit reads and carries out lookup table lookup and calculates to obtain overdrive voltage according to N frame data sent by the LVDS receiving chip and the N-1 th frame data stored by the SDRAM memory, compensates gray scale data of a current frame image, sends the compensated RGB data to the LVDS sending chip, updates storage data of the SDRAM storage unit, deletes the N-th frame RGB data, and writes the N-th frame RGB data into the SDRAM storage unit; the LVDS sending chip converts the compensated RGB signals obtained by the calculating unit into LVDS signals. The existing overdrive module cannot meet the requirement of multi-frame reference overvoltage regulation. A new overdrive circuit module needs to be designed to realize multi-frame reference overdrive liquid crystal display.
SUMMERY OF THE UTILITY MODEL
An object of the utility model is to provide a display screen overdrive device, overdrive method and display device, mainly solve current overdrive technique and only refer to the information of previous frame and carry out overvoltage control, do not refer to multiframe information, are difficult to improve the smear problem under the multiple scene.
In order to achieve the above object, the utility model adopts the following technical scheme:
a display screen overdrive device comprises an FPGA chip, a first LVDS receiving chip and a second LVDS receiving chip which are connected with the FPGA chip and used for receiving LVDS signals of an Nth frame and an N-1 th frame sent by a display device respectively, a first SDRAM (synchronous dynamic random access memory) which is connected with the FPGA chip and used for storing RGB (red, green and blue) data of an N-2 th frame, a memory which is connected with the FPGA chip and used for storing lookup table data, and an LVDS sending chip which is connected with the FPGA chip and used for sending LVDS signals.
A display device comprises the overdrive device, and further comprises a driving module and an LCD display module which are connected with the overdrive device.
The driving module comprises a processor, an HDMI interface, a DVI interface, an ADC analog-to-digital converter, a video decoder, an image scaling device and a second SDRAM memory, wherein the HDMI interface, the DVI interface, the ADC analog-to-digital converter, the video decoder and the image scaling device are all connected with the processor, the second SDRAM memory is connected with the image scaling device, and the image scaling device is connected with a first LVDS receiving chip and a second LVDS receiving chip.
The LCD display module comprises a time sequence control circuit connected with the LVDS sending chip, a gate driver and a source driver connected with the time sequence control circuit, and a liquid crystal panel connected with the gate driver and the source driver.
Compared with the prior art, the utility model discloses following beneficial effect has:
(1) the utility model discloses a grey scale response time and the experimenter of experiment measurement liquid crystal observe the display effect of motion image, show that the overdrive method of multiframe reference can improve liquid crystal response time under the scene of crossing, improve the smear problem well, realize that high quality picture shows.
(2) The utility model discloses to the multiframe reference condition, it is the same with the traditional single frame condition of reference, only carry out the SDRAM reading and writing to a frame data. The use of the dual LVDS receiving mode saves the use of an SDRAM memory and saves the storage and read-write processing of data. And the FPGA chip is used for overdrive processing, so that the data processing efficiency is improved.
Drawings
Fig. 1 is a schematic structural diagram of an overdrive module in the prior art.
Fig. 2 is a schematic structural diagram of the overdrive module of the present invention.
Fig. 3 is a schematic structural diagram of the display device of the present invention.
Fig. 4 is a schematic structural diagram of the driving module of the present invention.
Fig. 5 is a schematic structural diagram of an LCD display module according to the present invention.
Fig. 6 is a schematic flow chart of an implementation method of the overdrive apparatus of the present invention.
Detailed Description
The present invention will be further described with reference to the following description and examples, which include but are not limited to the following examples.
Examples
As shown in fig. 2 ~ 6, the utility model discloses a display screen overdrive device, including the FPGA chip, link to each other with the FPGA chip and be used for receiving the first LVDS receiving chip of the N frame and the LVDS signal of the N-1 frame that display device sent respectively, second LVDS receiving chip, link to each other with the FPGA chip and be used for saving the first SDRAM memory of the RGB data of the N-2 frame, link to each other with the FPGA chip and be used for saving the memory of look-up table data to and link to each other with the FPGA chip and be used for sending the LVDS signal LVDS sending chip.
The two LVDS receiving chips respectively receive LVDS signals of the Nth frame and the N-1 th frame sent by the image zooming device, convert the LVDS signals into RGB signals of 24 bits and send the RGB signals to the FPGA chip; the first SDRAM memorizer N-2 frame RGB data of 24 bit; the memory is an electrically erasable programmable read-only memory and is used for storing lookup table data; the FPGA chip reads N, N-1 th and N-2 th frame data, finishes lookup of a lookup table, performs interpolation calculation to obtain an overdrive compensation value, compensates gray scale data of a current frame image, updates the first SDRAM memory storage data, deletes the N-2 nd frame RGB data, and writes the N-1 th frame RGB data into an SDRAM storage unit. The LVDS sending chip converts the compensated 24-bit RGB signal obtained by the FPGA chip into an LVDS signal and sends the LVDS signal to the LCD display module.
A display device comprises the overdrive device, and further comprises a driving module and an LCD display module which are connected with the overdrive device.
The driving module comprises a processor, an HDMI interface, a DVI interface, an ADC analog-to-digital converter, a video decoder, an image scaling device and a second SDRAM memory, wherein the HDMI interface, the DVI interface, the ADC analog-to-digital converter, the video decoder and the image scaling device are all connected with the processor, the second SDRAM memory is connected with the image scaling device, and the image scaling device is connected with a first LVDS receiving chip and a second LVDS receiving chip. The HDMI interface and the DVI interface respectively receive HDMI and DVI numerical value signals and send the HDMI and DVI numerical value signals to the processor; the ADC analog-to-digital converter receives an analog signal and converts the analog signal into a digital signal which is sent to the processor, and the image scaling device receives the LVDS signal sent by the processor and stores the current frame data N and the previous frame data N-1 in the second SDRAM memory.
The LCD display module comprises a time sequence control circuit connected with the LVDS sending chip, a gate driver and a source driver connected with the time sequence control circuit, and a liquid crystal panel connected with the gate driver and the source driver. The time sequence control circuit receives the LVDS signals sent by the overdrive module and controls the source driver and the gate driver to light the liquid crystal display panel to realize picture display.
The display screen overdrive device is implemented as follows:
the FPGA chip reads N, N-1 th frame 24bit RGB image data transmitted by the first LVDS receiving chip and the second LVDS receiving chip, and reads N-2 th frame 24bit RGB image data stored in the first SDRAM memory to obtain the gray scale value of the R component of the pixel point in 3 frames: gray _ cur, gray _ old _1, and gray _ old _ 2. Performing bilinear interpolation calculation according to the gray _ cur and gray _ old _1 table lookup to obtain gray _ 1; performing bilinear interpolation calculation according to the gray _ cur and gray _ old _2 table lookup to obtain a root gray _ 2; performing weighted operation according to the gray _1 and the gray _2 to obtain a compensation value gray; and finally, adding the compensation value gray to the current pixel value gray _ cur and outputting the current pixel value gray _ cur.
Specifically, the method comprises the following steps:
(1) selecting any pixel point on the liquid crystal screen, wherein the corresponding Nth frame R component is gray _ cur, the position of the N-1 th frame R component gray _ old _1 in the lookup table is determined, if i < gray _ cur < j, m < gray _ old _1< N, the data a1, b1, c1 and d1 corresponding to (i, m), (j, m), (i, N) and (j, N) are found according to the lookup table. Then, bilinear interpolation calculation is carried out, namely:
x1=a1+(gray_old_1-m)(c1-a1)/(n-m),
y1=b1+(gray_old_1-m)(d1-b1)/(n-m),
gray_1=x1+(gray_cur-i)(y1-x1)/(j-i)
(2) the component of the N-2 th frame R of the pixel point is gray _ old _2, and according to the positions of gray _ cur and gray _ old _2 in the lookup table, such as i < gray _ cur < j, p < gray _ old _2< q, the data a2, b2, c2, d2 corresponding to (i, p), (j, p), (i, q), (j, q) are found according to the lookup table. Then, bilinear interpolation calculation is carried out, namely:
x2=a2+(gray_old_2-p)(c2-a2)/(q-p),
y2=b2+(gray_old_2-p)(d2-b2)/(q-p),
gray_2=x2+(gray_cur-i)(y2-x2)/(j-i),
(3) and performing weighted operation on the obtained two values to be compensated gray _1 and gray _2, and adding the obtained compensation value gray to the current gray value gray _ cur to obtain a compensated gray value gray _ new. Namely, it is
gray=k*gray_1+(1-k)*gray_2,
gray_new=gray_cur+gray.
By adjusting the weighting parameter k, different overdrive effects can be obtained. The adjustment range of k is between 0 and 1, and generally takes a value around 1.
And simultaneously, carrying out the same operation on the G component and the B component of the pixel point according to the corresponding G component lookup table and the B component lookup table. And performing the above operation on all the pixel points.
The compensated 24-bit RGB data is output, and the compensated 24-bit RGB signals obtained by the calculating unit are converted into LVDS signals by the LVDS sending chip and sent to the time sequence control circuit.
And updating the storage data of the first SDRAM, deleting the RGB data of the (N-2) th frame, and writing the RGB data of the (N-1) th frame into an SDRAM storage unit.
Specifically, a 17 × 17 lookup table for the R component is shown in the following table.
If gray _ cur ═ 36, gray _ old _1 ═ 27, and gray _ old _2 ═ 54.
From the lookup table, it can be known that gray _ cur ∈ (31,47), gray _ old _1 ∈ (15,31), i.e., i ═ 31, j ═ 47, m ═ 15, and n ═ 31. The table look-up shows that a 1-4, b 1-6, c 1-6 and d 1-10. Interpolation can be performed based on the lookup data and the above formula.
x1=4+(27-15)(6-4)/(31-15)=5.5,
y1=6+(27-15)(10-6)/(31-15)=9,
gray_1=5.5+(36-11)(6-4)/(47-31)=6.125.
From the lookup table, it can be known that gray _ cur ∈ (31,47), gray _ old _2 ∈ (47,63), i.e., i ═ 31, j ═ 47, p ═ 47, and q ═ 63. The table look-up shows that a 2-8, b 2-14, c 2-13 and d 2-16. Interpolation can be performed based on the lookup data and the above formula.
x2=8+(54-47)(13-8)/(63-47)=10.1875,
y2=14+(54-47)(16-14)/(63-47)=14.875,
gray_2=10.1875+(36-31)(14.875-10.1875)/(47-31)=11.65,
And performing weighted operation on the obtained two values to be compensated gray _1 and gray _2, wherein the weight k is 0.8, and adding the obtained compensation value gray to the current gray value gray _ cur to obtain a compensated gray value grey _ new. Namely, it is
gray=0.8*6.125+(1-0.8)*11.65=7.23,
grey_new=36+7.23=43.23。
The gray value obtained after the R component compensation of the pixel point is 43.23.
The utility model discloses to the multiframe reference condition, it is the same with the traditional single frame condition of reference, only carry out the SDRAM reading and writing to a frame data. The use of the dual LVDS receiving mode saves the use of an SDRAM memory and saves the storage and read-write processing of data. And the FPGA chip is used for overdrive processing, so that the data processing efficiency is improved. Therefore, the method has high use value and popularization value.
The above embodiment is only one of the preferred embodiments of the present invention, and should not be used to limit the protection scope of the present invention, but all the insubstantial changes or modifications made in the spirit and the idea of the main design of the present invention, the technical problems solved by the embodiment are still consistent with the present invention, and all should be included in the protection scope of the present invention.
Claims (4)
1. The display screen overdrive device is characterized by comprising an FPGA chip, a first LVDS receiving chip and a second LVDS receiving chip which are connected with the FPGA chip and are respectively used for receiving LVDS signals of an Nth frame and an N-1 th frame sent by a display device, a first SDRAM (synchronous dynamic random access memory) connected with the FPGA chip and used for storing RGB (red, green and blue) data of an N-2 th frame, a memory connected with the FPGA chip and used for storing lookup table data, and an LVDS sending chip connected with the FPGA chip and used for sending LVDS signals.
2. A display device comprising the overdrive device as claimed in claim 1, and further comprising a driving module and an LCD display module connected to the overdrive device.
3. The display device according to claim 2, wherein the driving module comprises a processor, an HDMI interface, a DVI interface, an ADC analog-to-digital converter, a video decoder, and an image scaling device, all connected to the processor, and a second SDRAM memory connected to the image scaling device, wherein the image scaling device is connected to the first LVDS receiving chip and the second LVDS receiving chip.
4. The display device according to claim 3, wherein the LCD display module comprises a timing control circuit connected to the LVDS transmitting chip, a gate driver and a source driver connected to the timing control circuit, and a liquid crystal panel connected to both the gate driver and the source driver.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201922393305.4U CN210777797U (en) | 2019-12-26 | 2019-12-26 | Display screen over-driving device and display device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201922393305.4U CN210777797U (en) | 2019-12-26 | 2019-12-26 | Display screen over-driving device and display device |
Publications (1)
Publication Number | Publication Date |
---|---|
CN210777797U true CN210777797U (en) | 2020-06-16 |
Family
ID=71044382
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201922393305.4U Expired - Fee Related CN210777797U (en) | 2019-12-26 | 2019-12-26 | Display screen over-driving device and display device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN210777797U (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111009225A (en) * | 2019-12-26 | 2020-04-14 | 哈尔滨工业大学(深圳) | Display screen overdrive device, overdrive method and display device |
CN113593498A (en) * | 2021-07-30 | 2021-11-02 | 惠科股份有限公司 | Programmable module, time sequence control chip and display device |
CN113810644A (en) * | 2021-11-18 | 2021-12-17 | 南京熊猫电子制造有限公司 | Panel driving system for high-definition video signal processing and conversion |
-
2019
- 2019-12-26 CN CN201922393305.4U patent/CN210777797U/en not_active Expired - Fee Related
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111009225A (en) * | 2019-12-26 | 2020-04-14 | 哈尔滨工业大学(深圳) | Display screen overdrive device, overdrive method and display device |
CN111009225B (en) * | 2019-12-26 | 2024-08-27 | 哈尔滨工业大学(深圳) | Display screen overdrive device, overdrive method and display device |
CN113593498A (en) * | 2021-07-30 | 2021-11-02 | 惠科股份有限公司 | Programmable module, time sequence control chip and display device |
CN113810644A (en) * | 2021-11-18 | 2021-12-17 | 南京熊猫电子制造有限公司 | Panel driving system for high-definition video signal processing and conversion |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN210777797U (en) | Display screen over-driving device and display device | |
CN101764924B (en) | Method and apparatus for processing video data of liquid crystal display device | |
KR101429282B1 (en) | Liquid crystal driver, liquid crystal driving method and liquid crystal display device | |
US7148869B2 (en) | Driving circuit of a liquid crystal display and relating driving method | |
JP6218245B2 (en) | Overdrive circuit for display device | |
CN111009225B (en) | Display screen overdrive device, overdrive method and display device | |
JP4694890B2 (en) | Liquid crystal display device and liquid crystal display panel driving method | |
KR20020013724A (en) | Liquid crystal display device driving method | |
CN104050922A (en) | Method for quickly establishing gamma correction lookup table of OLED displayer | |
JP2008122960A (en) | Display device and drive apparatus thereof | |
CN102103841B (en) | Liquid crystal display device and video processing method thereof | |
KR20110012690A (en) | Liquid crystal display and response time compensation method thereof | |
CN101521002A (en) | Display device capable of brightness adjustment by adjusting gamma curve and method thereof | |
JP4523348B2 (en) | Display device and driving method thereof | |
US10115349B2 (en) | Display device | |
JP2009258732A (en) | Method and device for compensating response time of liquid crystal display | |
JP5381930B2 (en) | Video control apparatus and video control method | |
US10922800B2 (en) | Image processing circuit, display device having the same, and method of driving the display device | |
US20070268238A1 (en) | Image-displaying control circuit of a scan-backlight LCD | |
TW201025233A (en) | Driving method and display device capable of enhancing image brightness and reducing image distortion | |
US20080238910A1 (en) | Overdriving A Pixel Of A Matrix Display | |
US20080278423A1 (en) | Driving method to improve response time of twistred nematic and super twisted nematic LCDs without increasing GRAM | |
US20070236566A1 (en) | Liquid crystal display having matrix-converting circuit and method of transmitting signals therein | |
CN101739965B (en) | Driving method of liquid crystal panel and liquid crystal display | |
US20120268431A1 (en) | Drive circuit for display, display, and method of driving display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20200616 Termination date: 20201226 |