CN210607189U - Semiconductor packaging structure and packaging body - Google Patents

Abstract

The utility model provides a semiconductor packaging structure and packaging body, semiconductor packaging structure includes substrate wafer, substrate wafer has relative first surface and the second surface that sets up, has a plurality of recesses at the first surface, has a plurality of electrically conductive posts at the recess bottom, electrically conductive post run through the recess bottom to the second surface; a plurality of semiconductor die stacks disposed within the recesses and having upper surfaces that are lower than or flush with upper edges of the recesses, the bottoms of the semiconductor die stacks being electrically connected to the conductive pillars; an insulating dielectric layer filling a gap between sidewalls of the recess and the semiconductor die stack, and the insulating dielectric layer covering an upper surface of the semiconductor die stack to seal the semiconductor die stack. The utility model has the advantages of, the semiconductor packaging structure encapsulation height that forms is low, the steadiness is high, the reliability is high and the angularity is low.

Description

Semiconductor packaging structure and packaging body

Technical Field

The utility model relates to a semiconductor package field especially relates to a semiconductor package structure and packaging body.

Background

The stack package technology, also called 3D or three-dimensional package technology, is one of the mainstream multi-chip package technologies at present, and can stack at least two semiconductor chips (Die, also called bare Die, i.e. a full-function block cut from a wafer) in a vertical direction, and is commonly used to manufacture electronic components such as memory chips, logic chips, processor chips, and the like. With the development of the electronics industry, high capacity, high functionality, high speed, and small size of electronic components are required. In order to meet the above requirements, more wafers need to be incorporated into a single package, which may result in high package height of electronic components, and in case of movement or vibration of the semiconductor package structure, there may be a slight misalignment between the wafers, resulting in low reliability of the package structure, affecting the performance of the package structure.

Therefore, how to reduce the package height of the package and improve the reliability of the package is a technical problem that needs to be solved at present.

SUMMERY OF THE UTILITY MODEL

The utility model aims to solve the technical problem that a semiconductor packaging structure and packaging body is provided, it can have the characteristics that the encapsulation height is low, the reliability is high and the angularity is low.

In order to solve the above problem, the utility model provides a semiconductor package structure, it includes: the manufacturing method comprises the following steps that a substrate wafer is provided with a first surface and a second surface which are arranged oppositely, the first surface is provided with a plurality of grooves, the bottoms of the grooves are provided with a plurality of conductive columns, and the conductive columns penetrate through the bottoms of the grooves to reach the second surface; a plurality of semiconductor die stacks disposed within the recesses and having upper surfaces that are lower than or flush with upper edges of the recesses, the bottoms of the semiconductor die stacks being electrically connected to the conductive pillars; an insulating dielectric layer filling a gap between sidewalls of the recess and the semiconductor die stack, and the insulating dielectric layer covering an upper surface of the semiconductor die stack to seal the semiconductor die stack.

Further, the second surface of the substrate wafer is provided with a plurality of conductive blocks, and the conductive blocks are electrically connected with the conductive columns.

Further, the semiconductor die stack is formed from a plurality of semiconductor die stacks, the semiconductor dies being electrically connected therebetween and electrically connected with the conductive pillars through a bottom of the semiconductor die stack.

Further, the semiconductor dies are electrically connected through the conductive columns penetrating through the semiconductor dies and the conductive blocks between the adjacent semiconductor dies.

Further, the bottom of the stack of semiconductor dies is electrically connected to the conductive posts that extend through the bottom of the recess by conductive bumps.

Further, the thermal expansion coefficient of the substrate wafer is larger than or equal to that of the insulating medium layer.

Further, the substrate wafer is a silicon wafer, and the insulating dielectric layer is a silicon dioxide insulating dielectric layer.

Further, a cover plate wafer covers the upper surface of the insulating medium layer and the first surface of the substrate wafer.

Further, the surface of the cover wafer facing the substrate wafer has a plurality of conductive pillars, and a conductive structure is disposed in the insulating dielectric layer, and the conductive pillars are electrically connected to the upper surface of the semiconductor die stacked body through the conductive structure.

The utility model also provides a packaging body, it includes: the substrate is provided with a first surface and a second surface which are oppositely arranged, the first surface is provided with at least one groove, the bottom of the groove is provided with a plurality of conductive columns, and the conductive columns penetrate through the bottom of the groove to reach the second surface; at least one semiconductor die stack disposed within the recess, an upper surface of the semiconductor die stack being below or flush with an upper edge of the recess, a bottom of the semiconductor die stack being electrically connected to the conductive pillars; an insulating dielectric layer filling a gap between sidewalls of the recess and the semiconductor die stack, and the insulating dielectric layer covering an upper surface of the semiconductor die stack to seal the semiconductor die stack.

The utility model has the advantages of, form the recess on the substrate wafer and hold the semiconductor bare chip stack body to seal through insulating medium layer, can be when the semiconductor bare chip of the same quantity of encapsulation, ultra-thin encapsulation is realized to greatly reduced semiconductor packaging structure's height. In addition, the insulating medium layer is filled in a gap between the side wall of the groove and the semiconductor bare chip stacking body, the insulating medium layer can fix the semiconductor bare chip stacking body, the semiconductor bare chips are prevented from being dislocated when the semiconductor bare chip stacking body moves or vibrates, poor connection between the semiconductor bare chips and between the semiconductor bare chip stacking body and the substrate wafer is avoided, the stability of the semiconductor bare chip stacking body is improved, and the reliability of a semiconductor packaging structure is improved.

Drawings

FIG. 1 is a schematic diagram illustrating the steps of one embodiment of the semiconductor packaging method of the present invention;

FIGS. 2A-2H are schematic flow diagrams illustrating a semiconductor packaging method according to an embodiment of the present invention;

fig. 3 is a schematic structural diagram of a semiconductor package structure according to an embodiment of the present invention;

fig. 4 is a schematic structural diagram of an embodiment of the package of the present invention.

Detailed Description

The following describes the semiconductor package structure and the package in detail with reference to the accompanying drawings.

Fig. 1 is a schematic step diagram of a semiconductor packaging method according to an embodiment of the present invention. Referring to fig. 1, the semiconductor packaging method includes the following steps: step S10, providing a substrate wafer, where the substrate wafer has a first surface and a second surface opposite to each other, the first surface has a plurality of grooves, the bottom of each groove has a plurality of conductive pillars, and the conductive pillars penetrate through the bottom of each groove to reach the second surface; a step S11 of providing a plurality of semiconductor die stacks; a step S12 of placing the semiconductor die stack in the groove, wherein the upper surface of the semiconductor die stack is lower than or flush with the upper edge of the groove, and the bottom of the semiconductor die stack is electrically connected to the conductive pillars; step S13, filling an insulating medium in a gap between the side wall of the groove and the semiconductor die stacked body to form an insulating medium layer, wherein the insulating medium layer covers the upper surface of the semiconductor die stacked body to seal the semiconductor die stacked body to form a semiconductor packaging structure; step S14, covering a cover plate wafer on the upper surface of the insulating medium layer and the first surface of the substrate wafer; step S15, cutting the semiconductor package structure along the gaps between the grooves to form a plurality of independent packages.

Fig. 2A to 2H are schematic flow diagrams illustrating a semiconductor packaging method according to an embodiment of the present invention.

Referring to step S10 and fig. 2C, a substrate wafer 200 is provided, wherein the substrate wafer 200 has a first surface 200A and a second surface 200B disposed opposite to each other. The first surface 200A has a plurality of grooves 201, the bottom of the grooves 201 has a plurality of conductive posts 202, and the conductive posts 202 penetrate through the bottoms of the grooves 201 to the second surface 200B.

One embodiment of forming the recess 201 is illustrated below.

Referring to fig. 2A, the substrate wafer 200 has a first surface 200A and a second surface 200B disposed opposite to each other. The first surface 200A is a back surface of the substrate wafer 200, the second surface 200B is a front surface of the substrate wafer 200, that is, at the second surface 200B, the substrate wafer 200 has a functional layer 200C. The conductive pillars 202 extend from the second surface 200B toward the interior of the substrate wafer 200, and the surfaces of the conductive pillars 202 are exposed at the second surface 200B. The conductive posts 202 can not only conduct electricity, but also conduct heat.

Referring to fig. 2B, the first surface 200A of the substrate wafer 200 is planarized to facilitate subsequent processes. Further, the first surface 200A of the substrate wafer 200 may be planarized by chemical mechanical polishing. In this step, the substrate wafer 200 is thinned. It should be noted that, after this step is completed, the distance H from the first surface 200A of the substrate wafer 200 to the functional layer 200C of the second surface 200B is greater than or equal to the height of the semiconductor die stack 210, so as to provide sufficient operating space for the subsequent process, the width of the groove 201 is greater than or equal to the width of the semiconductor die stack 210, and preferably, the width of the groove 201 is slightly greater than the width of the semiconductor die stack 210, so that the semiconductor die stack 210 is placed in the groove 201.

Referring to fig. 2C, a portion of the substrate wafer 200 is removed from the first surface 200A to expose the conductive pillars 202, so as to form the grooves 201. In this step, a photolithography and etching process may be used to remove a portion of the substrate wafer 200, and the etching is stopped when the conductive pillars 202 are exposed at the bottom of the grooves 201. Further, when the etching is stopped, the etching conditions can be adjusted, so that the etching rate of the edge of the groove 201 is smaller than the etching rate of the middle of the groove 201, the corner of the bottom of the groove 201 is arc-shaped, and the stability of the side wall of the groove 201 can be enhanced.

Further, in this step, the substrate wafer 200 has the scribe lines 203, as shown in fig. 2C, the scribe lines 203 pass through the gap between two adjacent grooves 201, and when the grooves 201 are formed, the scribe lines 203 can be used as alignment marks for forming the grooves 201, so that the accuracy of forming the grooves 201 is improved, and no additional alignment mark is required, thereby saving the process steps and improving the production efficiency.

In the above-mentioned embodiment of forming the groove 201 on the first surface 200A of the substrate wafer 200, in other embodiments of the present invention, the groove 201 may be formed on the first surface 200A of the substrate wafer 200 by other methods.

In this embodiment, the width of the scribe line 203 is the same as the distance between the two grooves 201, and in other embodiments of the present invention, the grooves 201 may occupy part of the space of the scribe line 203, so that the distance between two adjacent grooves 201 is smaller than the width of the scribe line 203, thereby facilitating the subsequent semiconductor bare chip stacked body 210 to be placed in the groove 201; it is furthermore possible to avoid that the sides of the stack of semiconductor dies 210 are in contact with the sidewalls of the recess 201, which would affect the performance of the stack of semiconductor dies 210.

Further, with reference to fig. 2A, a plurality of conductive bumps 204 are disposed on the second surface 200B of the substrate wafer 200, and the conductive bumps 204 are electrically connected to the conductive pillars 202 to electrically connect the conductive pillars 202 to an external device, such as a printed circuit board. Wherein the conductive bumps 204 may be formed on the second surface 200B of the substrate wafer 200 before the grooves 201 are formed.

Referring to step S11 and fig. 2D, a plurality of semiconductor die stacks 210 are provided. The number of semiconductor die stacks 210 may be the same as the number of recesses 201, or the number of semiconductor die stacks 210 is greater than the number of recesses 201. Specifically, if the number of the semiconductor die stacks 210 is the same as the number of the grooves 201, one semiconductor die stack 210 is placed in one groove 201 in a subsequent process; if the number of semiconductor die stacks 210 is greater than the number of recesses 201, two or more semiconductor die stacks 210 may be placed in parallel within one recess 201.

The semiconductor die stack 210 is formed by stacking a plurality of semiconductor dies 210A, in this embodiment, three semiconductor dies 210A are schematically illustrated. Three semiconductor dies 210A are stacked in sequence to form the semiconductor die stack 210. In the semiconductor die stack 210, the semiconductor dies 210A are electrically connected to each other so that electrical signals of the semiconductor dies 210A can be transmitted to an external structure. In the present embodiment, the semiconductor dies 210A are electrically connected to each other through the conductive pillar 211 penetrating through each semiconductor die and the conductive bump 212 between adjacent semiconductor dies. Each of the semiconductor dies 210A has a conductive pillar 211 extending therethrough, the conductive pillars 211 of both semiconductor dies 210A being electrically connected by a conductive bump 212 disposed therebetween. The method of forming the conductive pillars on the semiconductor die 210A includes, but is not limited to, a Through Silicon Via (TSV) process, which is well known in the art.

After this step is performed, the bottom of the semiconductor die stack 210 is exposed with the surface of the conductive pillars, and the top of the semiconductor die stack 210 is also exposed with the surface of the conductive pillars.

Referring to step S12 and fig. 2E, the semiconductor die stack 210 is placed in the recess 201. In this step, one semiconductor die stack 210 may be placed in one of the recesses 201, and a plurality of semiconductor die stacks 210 may also be placed. In this embodiment, one semiconductor die stack 210 is placed within one recess 201.

The bottom of the semiconductor die stack 210 is electrically connected to the conductive pillars 202 that extend through the bottom of the recess 201. That is, the conductive pillars 211 exposed at the bottom of the semiconductor die stack 210 are electrically connected with the conductive pillars 202 exposed at the bottom of the recess 201. Specifically, the two may be electrically connected through the conductive block 213.

The upper surface of the semiconductor die stack 210 is below or flush with the upper edge of the recess 201 to facilitate subsequent processing. In this embodiment, the upper surface of the semiconductor die stack 210 is lower than the upper edge of the recess 201. In addition, in order to facilitate the semiconductor die stack 210 to be placed in the groove 201, the width of the groove 201 is greater than or equal to the width of the semiconductor die stack 210, and then after the semiconductor die stack 210 is placed in the groove 201, a gap is formed between the side surface of the semiconductor die stack 210 and the side wall of the groove 201.

Referring to step S13 and fig. 2F, an insulating medium is filled in the gap between the sidewall of the recess 210 and the semiconductor die stack 210 to form an insulating medium layer 230, and the insulating medium layer 230 covers the upper surface of the semiconductor die stack 210 to seal the semiconductor die stack 210, thereby forming a semiconductor package structure.

After the step is completed, the groove 201 is filled with the insulating medium layer 230, the semiconductor die stack 210 is sealed, the plurality of semiconductor dies 210A of the semiconductor die stack 210 are fixed to each other, and the semiconductor die stack 210 is fixed to the substrate wafer, so that the semiconductor dies and the semiconductor die stack and the substrate wafer are prevented from being misaligned during movement or vibration, poor connection between the semiconductor dies and poor connection between the semiconductor die stack and the substrate wafer are avoided, the stability of the semiconductor die stack is improved, and the reliability of a semiconductor packaging structure is improved.

Additionally, the utility model discloses semiconductor packaging method forms the recess on the substrate wafer and holds the semiconductor bare chip stack body to seal through insulating medium layer, can be when the semiconductor bare chip of the same quantity of encapsulation, ultra-thin encapsulation is realized to greatly reduced semiconductor packaging structure's height.

Preferably, the coefficient of thermal expansion of the substrate wafer 200 is greater than or equal to the coefficient of thermal expansion of the insulating dielectric layer 230. The advantage is that when the semiconductor package structure is heated, the deformation of the insulating medium layer 230 is smaller than that of the substrate wafer 200, so as to prevent the substrate wafer 200 from being forced to deform, which affects the reliability and warpage of the semiconductor package structure. Of course, the thermal expansion coefficient of the substrate wafer 200 and the thermal expansion coefficient of the insulating medium layer 230 cannot be too different, otherwise the insulating medium layer 230 may be separated from the sidewall of the groove 201 of the substrate wafer 200. Specifically, in this embodiment, the substrate wafer 200 is a silicon wafer, and the insulating dielectric layer 230 is a silicon dioxide insulating dielectric layer.

Optionally, the semiconductor packaging method further includes the steps of: referring to step S14 and fig. 2G, a cover wafer 220 is covered on the upper surface of the insulating dielectric layer 230 and the first surface of the substrate wafer 200 to further seal the semiconductor die stack 210. Wherein the cover wafer 220 and the substrate wafer 200 may be bonded by a bonding process.

Further, the surface of the cover wafer 220 facing the substrate wafer 200 has a plurality of conductive pillars 221, and the insulating dielectric layer 230 is also provided with conductive pillars 231 therein, so that the conductive pillars 221 in the cover wafer 220 can be electrically connected with the upper surface of the semiconductor die stack 210 through the conductive pillars 231 in the insulating dielectric layer 230, that is, the conductive pillars 221 on the surface of the cover wafer 220 are electrically connected with the conductive pillars 211 exposed on the upper surface of the semiconductor die stack 210, and the cover wafer 220 can provide thermal conduction to the semiconductor die stack 210 through the conductive pillars 221 and further fix the position of the semiconductor die stack 210. In addition, in a semiconductor package, other wafers may be stacked on the cover wafer 220, and the conductive pillars 221 may function as electrical connections. The step of disposing the conductive pillars 231 in the insulating dielectric layer 230 may be performed before the step of covering the cap wafer 220.

Optionally, after step S13 or step S14, a cutting step is further included. In the present embodiment, after step S14, a cutting step is further included. Referring to step S15 and fig. 2H, the semiconductor package structure is cut along the gaps between the grooves 201 to form a plurality of independent packages. Specifically, the cutting is performed along the cutting lines 203 between the grooves 201 to form a plurality of packages independent of each other. The cutting methods include, but are not limited to, mechanical cutting, laser cutting, and the like.

The utility model also provides a semiconductor packaging structure who adopts above-mentioned semiconductor packaging method to form. Fig. 3 is a schematic structural diagram of a semiconductor package structure according to an embodiment of the present invention. Referring to fig. 3, the semiconductor package structure includes a substrate wafer 300, a plurality of semiconductor die stacks 310, an insulating dielectric layer 330, and a cover wafer 320.

The substrate wafer 300 has a first surface 300A and a second surface 300B opposite to each other, the first surface 300A has a plurality of grooves 301, the bottoms of the grooves 301 have a plurality of conductive pillars 302, and the conductive pillars 302 penetrate the bottoms of the grooves 301 to reach the second surface 300B. The substrate wafer 300 has a plurality of conductive bumps 304 on the second surface 300B, and the conductive bumps 304 are electrically connected to the conductive pillars 302.

The semiconductor die stack 310 is placed in the recess 301 with the upper surface of the semiconductor die stack 310 being below or flush with the upper edge of the recess 301, in this embodiment the upper surface of the semiconductor die stack 310 is below the upper edge of the recess 301. The bottom of the semiconductor die stack 310 is electrically connected with the conductive pillars 302. The stack of semiconductor dies is formed by a plurality of semiconductor dies 310A stacked 310, the semiconductor dies 310A being electrically connectable to each other by conductive pillars 311 extending through each of the semiconductor dies 310A and conductive bumps 312 between adjacent ones of the semiconductor dies 310A, and electrically connectable to the conductive pillars 302 by a bottom of the stack of semiconductor dies 310. Wherein the conductive pillars 302 and the bottom of the semiconductor die stack 310 can be electrically connected by conductive bumps 313.

The insulating dielectric layer 330 fills the gap between the sidewalls of the recess 301 and the stack of semiconductor dies 310, and the insulating dielectric layer 330 covers the upper surface of the stack of semiconductor dies 310 to seal the stack of semiconductor dies 310. The coefficient of thermal expansion of the substrate wafer 300 is greater than or equal to the coefficient of thermal expansion of the insulating dielectric layer 330. The method has the advantages that when the semiconductor packaging structure is heated, the deformation of the insulating medium layer 330 is smaller than that of the substrate wafer 300, so that the substrate wafer 300 is prevented from being forced to deform, and the reliability and warping degree of the semiconductor packaging structure are prevented from being influenced. Of course, the thermal expansion coefficient of the substrate wafer 300 and the thermal expansion coefficient of the insulating medium layer 330 cannot be too different, otherwise the insulating medium layer 330 may be separated from the sidewall of the groove 301 of the substrate wafer 300. Specifically, in this embodiment, the substrate wafer 300 is a silicon wafer, and the insulating dielectric layer 330 is a silicon dioxide insulating dielectric layer.

The lid wafer 320 is an optional structure that covers the insulating dielectric layer 330 and the first surface 300A of the substrate wafer 300 to seal the semiconductor die stack 310. Further, the surface of the lid wafer 320 facing the substrate wafer 300 has a plurality of conductive pillars 321, the insulating dielectric layer 330 also has conductive pillars 331 therein, and the conductive pillars 321 of the lid wafer 320 are electrically connected to the upper surface of the semiconductor die stack 310 through the conductive pillars 331 in the insulating dielectric layer 330. Specifically, the conductive pillars 321 are electrically connected with the conductive pillars 311 exposed at the upper surface of the semiconductor die stack 310. The lid wafer 300 can provide thermal conduction to the stack of semiconductor dies 310 through the conductive pillars 321 and further fix the position of the stack of semiconductor dies 310. In addition, in a semiconductor package, other wafers may be stacked on the cover wafer 300, and the conductive pillars 321 may function as electrical connections.

The utility model discloses semiconductor packaging structure forms the recess on the substrate wafer and holds the semiconductor bare chip stack body to seal through insulating medium layer, ultra-thin encapsulation is realized to greatly reduced semiconductor packaging structure's height. In addition, the insulating medium layer is filled in a gap between the side wall of the groove and the semiconductor bare chip stacking body, the insulating medium layer can fix the semiconductor bare chip stacking body, the semiconductor bare chips and the semiconductor bare chip stacking body and the substrate are prevented from being misplaced when the semiconductor bare chip stacking body moves or vibrates, poor connection between the semiconductor bare chips and between the semiconductor bare chip stacking body and the substrate wafer is avoided, the stability of the semiconductor bare chip stacking body is improved, and the reliability of a semiconductor packaging structure is improved.

The utility model also provides a packaging body. Fig. 4 is a schematic structural diagram of an embodiment of the package of the present invention. Referring to fig. 4, the package is formed by cutting the semiconductor package structure along the scribe lines between the grooves. The package includes a substrate 400, at least one semiconductor die stack 410, an insulating dielectric layer 430, and a lid 420.

The substrate 400 has a first surface 400A and a second surface 400B opposite to each other, the first surface 400A has at least one groove 401, the bottom of the groove 401 has a plurality of conductive pillars 402, and the conductive pillars 402 penetrate through the bottom of the groove 401 to the second surface 400B.

The semiconductor die stack 410 is placed in the recess 401, the upper surface of the semiconductor die stack 410 is lower than or flush with the upper edge of the recess 401, and the bottom of the semiconductor die stack 410 is electrically connected to the conductive pillars 402.

The insulating dielectric layer 430 fills the gap between the sidewalls of the recess 401 and the stack of semiconductor dies 410, and the insulating dielectric layer 430 covers the upper surface of the stack of semiconductor dies 410 to seal the stack of semiconductor dies 410.

The cover plate 420 is an optional structure that covers the upper surface of the insulating dielectric layer 430 and the first surface 400A of the substrate 400 to further encapsulate the semiconductor die stack 410.

The utility model discloses the packaging height of packaging body is low, has realized ultra-thin encapsulation, and can not take place the dislocation between the semiconductor bare chip and between semiconductor bare chip stack and the substrate when the packaging body removes or vibrates, can not cause between the semiconductor bare chip and be connected badly between semiconductor bare chip stack and the substrate wafer, improves the steadiness of semiconductor bare chip stack, improves the reliability of packaging body.

The foregoing is only a preferred embodiment of the present invention, and it should be noted that, for those skilled in the art, a plurality of improvements and decorations can be made without departing from the principle of the present invention, and these improvements and decorations should also be regarded as the protection scope of the present invention.

Claims (10)

1. A semiconductor package structure, comprising:

the manufacturing method comprises the following steps that a substrate wafer is provided with a first surface and a second surface which are arranged oppositely, the first surface is provided with a plurality of grooves, the bottoms of the grooves are provided with a plurality of conductive columns, and the conductive columns penetrate through the bottoms of the grooves to reach the second surface;

a plurality of semiconductor die stacks disposed within the recesses and having upper surfaces that are lower than or flush with upper edges of the recesses, the bottoms of the semiconductor die stacks being electrically connected to the conductive pillars;

an insulating dielectric layer filling a gap between sidewalls of the recess and the semiconductor die stack, and the insulating dielectric layer covering an upper surface of the semiconductor die stack to seal the semiconductor die stack.

2. The semiconductor package structure of claim 1, wherein the substrate wafer has a plurality of conductive bumps on the second surface thereof, the conductive bumps being electrically connected to the conductive pillars.

3. The semiconductor package structure of claim 1, wherein the stack of semiconductor dies is formed from a plurality of stacks of semiconductor dies, the semiconductor dies being electrically connected between each other and electrically connected to the conductive pillars through a bottom of the stack of semiconductor dies.

4. The semiconductor package structure of claim 3, wherein the semiconductor dies are electrically connected to each other by conductive pillars penetrating through each semiconductor die and conductive bumps between adjacent semiconductor dies.

5. The semiconductor package structure of claim 1, wherein the bottom of the stack of semiconductor dies and the conductive pillars that extend through the bottom of the recess are electrically connected by a conductive bump.

6. The semiconductor package structure of claim 1, wherein the coefficient of thermal expansion of the substrate wafer is greater than or equal to the coefficient of thermal expansion of the insulating dielectric layer.

7. The semiconductor package structure of claim 1, wherein the substrate wafer is a silicon wafer and the insulating dielectric layer is a silicon dioxide insulating dielectric layer.

8. The semiconductor package structure of claim 1, wherein a cover wafer covers an upper surface of the insulating dielectric layer and the first surface of the substrate wafer.

9. The semiconductor package structure of claim 8, wherein a surface of the lid wafer facing the substrate wafer has a plurality of conductive pillars disposed therein, the insulating dielectric layer having conductive structures disposed therein, the conductive pillars being electrically connected with an upper surface of the semiconductor die stack through the conductive structures.

10. A package, comprising:

the substrate is provided with a first surface and a second surface which are oppositely arranged, the first surface is provided with at least one groove, the bottom of the groove is provided with a plurality of conductive columns, and the conductive columns penetrate through the bottom of the groove to reach the second surface;

at least one semiconductor die stack disposed within the recess, an upper surface of the semiconductor die stack being below or flush with an upper edge of the recess, a bottom of the semiconductor die stack being electrically connected to the conductive pillars;

an insulating dielectric layer filling a gap between sidewalls of the recess and the semiconductor die stack, and the insulating dielectric layer covering an upper surface of the semiconductor die stack to seal the semiconductor die stack.

Images