CN210201478U - Surge processing circuit - Google Patents

Surge processing circuit Download PDF

Info

Publication number
CN210201478U
CN210201478U CN201921267851.7U CN201921267851U CN210201478U CN 210201478 U CN210201478 U CN 210201478U CN 201921267851 U CN201921267851 U CN 201921267851U CN 210201478 U CN210201478 U CN 210201478U
Authority
CN
China
Prior art keywords
surge
module
surge absorption
absorption module
processing circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201921267851.7U
Other languages
Chinese (zh)
Inventor
Wei Wang
王伟
Xiang Wang
王相
Jingyi Wang
王静怡
Daowei Xu
许道伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Weihai Jing Jing Tong Electronic Technology Co Ltd
Weihai Jingxun Changtong Electronic Technology Co Ltd
Original Assignee
Weihai Jing Jing Tong Electronic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Weihai Jing Jing Tong Electronic Technology Co Ltd filed Critical Weihai Jing Jing Tong Electronic Technology Co Ltd
Priority to CN201921267851.7U priority Critical patent/CN210201478U/en
Application granted granted Critical
Publication of CN210201478U publication Critical patent/CN210201478U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Emergency Protection Circuit Devices (AREA)

Abstract

The utility model discloses a surge processing circuit, which relates to the technical field of circuit protection, and adopts the technical scheme that the surge processing circuit comprises a surge absorption module group, wherein the surge absorption module group is connected with a voltage conversion module, the surge absorption module group comprises a plurality of surge absorption modules, and the surge absorption modules are connected through a common-mode inductor; each surge absorption module is also connected with a surge discharge module. The utility model has the advantages that: the surge absorption module and the surge discharge module are arranged, so that the surge in the circuit can be inhibited or absorbed; the power circuit is prevented from being interfered by surge, and the stability of the power circuit is improved; the service life of the product, and the stability and the accuracy of data are improved.

Description

Surge processing circuit
Technical Field
The utility model relates to a circuit protection technical field, in particular to surge treatment circuit.
Background
Outdoor environment is abominable, and many outdoor operation instruments and meters, electrical parts, for example: outdoor detection sensor, raise dust monitoring system, camera, street lamp etc. install outdoor, because of voltage unstability, electromagnetic interference, thunderbolt, short circuit etc. form surge interference, the circuit board of instrument is easily received the influence of surge, damages the power, leads to the sensor can not work, arouses major incident such as conflagration even, causes huge loss.
SUMMERY OF THE UTILITY MODEL
To the technical problem, the utility model provides a surge treatment circuit.
The surge absorption module group comprises a plurality of surge absorption modules, and the surge absorption modules are connected through a common-mode inductor L2; the voltage conversion module 3 is a DCDC converter;
each surge absorption module is also connected with a surge discharge module.
Preferably, the surge absorption module group includes at least two surge absorption modules, which are a first surge absorption module 1 and a second surge absorption module 2, respectively, and the first surge absorption module 1 and the second surge absorption module 2 are connected through the common-mode inductor L2;
the first surge absorption module 1 is connected with the first surge relief module 4;
the second surge absorption module 2 is connected with the second surge relief module 5;
the current input end of the first surge absorption module 1 is connected with the power supply, and the current output end of the second surge absorption module 2 is connected with the input end of the voltage conversion module 3.
Preferably, the first surge absorption module 1 includes a plurality of voltage dependent resistors and TVS devices bridged between two current input paths;
and a self-recovery fuse and a differential-mode inductor L1 are sequentially connected in series on the positive electrode path of the current input path.
Preferably, the first surge absorption module 1 is sequentially provided with a voltage dependent resistor R1, a voltage dependent resistor R2 and a TVS tube D1, the self-recovery FUSE is located between the voltage dependent resistor R1 and the voltage dependent resistor R2, and the differential mode inductor L1 is located between the voltage dependent resistor R2 and the TVS tube D1.
Preferably, the first surge bleeding module 4 includes a first bleeding circuit connected in parallel to the negative path in the first surge absorption module 1, the first bleeding circuit includes a gas discharge tube D3 and a TVS tube D2 connected in parallel, one end of the first bleeding circuit is connected to the negative path in the first surge absorption module 1, and the other end of the first bleeding circuit is connected to a safety ground E1.
The input end of the first surge bleeding module 4 is connected to the negative pole path in the first surge absorption module 1, and particularly can be connected between the voltage dependent resistor R2 and the TVS tube D1.
Preferably, the second surge absorption module 2 includes a TVS device and a plurality of filter capacitors connected across two current input paths in sequence; the negative pole path of the second surge absorption module 2 is grounded.
Preferably, the second surge absorption module 2 includes a TVS tube D5, a filter capacitor C1 and a filter capacitor C2; a diode D4 is disposed in the anode path between the TVS tube D5 and the filter capacitor C1.
Preferably, a magnetic bead FB is disposed on the positive path of the second surge absorption module 2 between the input end and the TVS tube D5.
Preferably, the second surge discharging module 5 includes a second surge discharging circuit, one end of the second surge discharging circuit is connected in parallel to the negative pole path of the second surge absorbing module 2, and the other end of the second surge discharging circuit is connected to a safety ground line E2.
Preferably, the second surge bleeding circuit includes an RC circuit and a TVS transistor D6 connected in parallel.
The embodiment of the utility model provides a beneficial effect that technical scheme brought is: the surge absorption module and the surge discharge module are arranged, so that the surge in the circuit can be thoroughly eliminated; the power circuit is prevented from being interfered by surge, and the stability of the power circuit is improved; the service life of the product, and the stability and the accuracy of data are improved.
Drawings
Fig. 1 is a circuit diagram of an embodiment of the present invention.
Wherein the reference numerals are: 1. a first surge absorption module; 2. a second surge absorption module; 3. a voltage conversion module; 4. a first surge bleed-off module; 5. and a second surge bleed-off module.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more clearly understood, the present invention is further described in detail below with reference to the accompanying drawings and embodiments. Of course, the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.
It should be noted that the embodiments and features of the embodiments of the present invention can be combined with each other without conflict.
In the description of the present invention, it should be understood that the terms "center", "longitudinal", "lateral", "up", "down", "front", "back", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", etc. indicate the orientation or positional relationship based on the orientation or positional relationship shown in the drawings, and are only for the convenience of describing the present invention and simplifying the description, but do not indicate or imply that the device or element referred to must have a particular orientation, be constructed and operated in a particular orientation, and thus should not be construed as limiting the present invention. Furthermore, the terms "first", "second", etc. are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first," "second," etc. may explicitly or implicitly include one or more of that feature. In the description of the invention, unless otherwise specified, "a plurality" means two or more.
In the description of the present invention, it should be noted that unless otherwise explicitly stated or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; can be mechanically or electrically connected; they may be connected directly or indirectly through intervening media, or they may be interconnected between two elements. The specific meaning of the above terms in the creation of the present invention can be understood by those of ordinary skill in the art through specific situations.
Example 1
Referring to fig. 1, the utility model provides a surge processing circuit, which comprises a surge absorption module group, wherein the surge absorption module group is connected with a voltage conversion module 3, the surge absorption module group comprises a plurality of surge absorption modules, and the surge absorption modules are connected through a common mode inductor L2; the voltage conversion module 3 is a DCDC converter;
each surge absorption module is also connected with a surge discharge module.
The surge absorption module group at least comprises two surge absorption modules, namely a first surge absorption module 1 and a second surge absorption module 2, and the first surge absorption module 1 and the second surge absorption module 2 are connected through a common-mode inductor L2;
the first surge absorption module 1 is connected with the first surge discharge module 4;
the second surge absorption module 2 is connected with the second surge discharge module 5;
the current input end of the first surge absorption module 1 is connected with a power supply, and the current output end of the second surge absorption module 2 is connected with the input end of the voltage conversion module 3.
The voltage conversion module 3 refers to: voltage DCDC conversion circuits (typically 9-24V to 3.3-5V circuits). In principle, the scheme can process the surge of all circuits with the voltage less than or equal to 36V.
The first surge absorption module 1 comprises a plurality of voltage dependent resistors and TVS devices which are sequentially bridged between two current input paths;
the positive electrode path of the current input path is connected with a self-recovery fuse and a differential mode inductor L1 in series in sequence.
The first surge absorption module 1 is sequentially provided with a voltage dependent resistor R1, a voltage dependent resistor R2 and a TVS tube D1, a self-recovery FUSE FUSE is positioned between the voltage dependent resistor R1 and the voltage dependent resistor R2, and a differential mode inductor L1 is arranged between the voltage dependent resistor R2 and the TVS tube D1.
First surge bleeder module 4 includes and connects in the first surge absorbs the first bleeder circuit on the negative pole route in module 1, and first bleeder circuit includes parallelly connected gas discharge tube D3 and TVS pipe D2, and first bleeder circuit one end is connected with the negative pole route in the first surge absorption module 1, and the other end is connected with safe earth connection E1.
The input end of the first surge bleeding module 4 is connected between the voltage dependent resistor R2 in the first surge absorption module 1 and the TVS tube D1.
Modules 1 and 4 function:
the surge interference energy generated by the outside is relatively strong, the surge is absorbed through the first surge absorption module 1, the surge which cannot be absorbed is discharged through the first surge discharge module 4 and is led into the ground, the piezoresistors R1 and R2 are energy absorption devices, the TVS tube D1 is a TVS energy absorption element, the surge current is converted into energy to be absorbed during absorption, the differential mode inductor L1 has high inductance to high-frequency interference, and differential mode interference is filtered. If the first surge absorption module 1 cannot sufficiently absorb the surge due to the sensitivity problem or the device power problem, the gas discharge tube D3 or the TVS tube D2 in the first surge bleeding module 4 absorbs the surge current at the same time.
The second surge absorption module 2 comprises a TVS device and a plurality of filter capacitors which are sequentially bridged between the two current input paths; the negative path of the second surge absorption module 2 is grounded.
The second surge absorption module 2 comprises a TVS tube D5, a filter capacitor C1 and a filter capacitor C2; a diode D4 is disposed in the anode path between the TVS tube D5 and the filter capacitor C1.
And a magnetic bead FB is arranged between the input end and the TVS tube D5 on the positive electrode path of the second surge absorption module 2.
The second surge discharging module 5 includes a second surge discharging circuit, one end of which is connected in parallel to the negative pole path of the second surge absorbing module 2, and the other end of which is connected to the safety ground line E2.
The second surge bleeder circuit comprises an RC (resistor-capacitor) resistor-capacitor circuit and a TVS (transient voltage suppressor) tube D6 which are connected in parallel.
Modules 2 and 5 function
For the surge interference that the modules 1 and 4 cannot absorb the leakage, the second surge absorption module 2 absorbs the surge, the second surge absorption module 5 discharges the surge, the ground is led in (the principle of absorption and discharge is the same as the above), and the diode D4 in the second surge absorption module 2 prevents the reverse connection of the direct current power supply end and plays a role in reverse connection protection. The magnetic bead FB filters high-frequency interference, and the filter capacitors C1 and C2 play roles in filtering (smoothing waveform) and storing energy (providing transient high-current requirement). And the RC resistance-capacitance circuit (R3, C3) is used for reducing voltage and limiting current.
The working process is as follows:
1: and (3) normal working process: the power source VIN flows through the self-recovery FUSE, the differential-mode inductor L1, the common-mode inductor L2, the magnetic bead FB, the diode D4, and finally flows through the capacitors C1 and C2 to supply power to the voltage conversion module 3.
The FUSE with self-recovery function has the function of current limiting, when the current value is overlarge, the FUSE is automatically disconnected, and when the current returns to normal, the FUSE returns to normal; the differential mode inductor L1 filters out differential mode interference, and the common mode inductor L2 filters out common mode interference. The diode D4 functions as: and the reverse connection of the power supply is prevented.
2: when a power supply VIN + (positive input end) has power supply surge, the piezoresistor R1 can absorb most surge current, and when the current is continuously overlarge, the fuse can be disconnected to protect a rear circuit; otherwise, the surge current flows through the voltage dependent resistor R2 to absorb the secondary surge current, the differential mode inductor L1 suppresses the differential mode signal contained in the power supply, the TVS tube D1 performs the absorption of the third surge current, the common mode inductor L2 suppresses the common mode signal contained in the power supply, and the TVS tube D2 performs the absorption of the fourth surge current. The magnetic bead FB suppresses high-frequency noise and spike interference on the power line. The TVS tube D5 absorbs the surge for the fifth time, the surge which cannot be absorbed is absorbed for the sixth time through the RC resistance-capacitance (R3, C3) and the TVS tube D6, and after passing through the diode D4, the power supply signals are buffered and filtered in the filter capacitors C1 and C2, and at the moment, the power supply signals are smooth and stable.
When a power surge exists on a power VIN- (negative input end), the gas discharge tube D3 can discharge surge current, and meanwhile, the surge current is absorbed by the TVS tube D2, and finally, the surge current completely enters a safety grounding wire E1; if the front stage has residual surge current, the residual surge current passes through the common-mode inductor L2 and is finally absorbed completely by the RC circuit and the TVS tube D6. If the surge is not absorbed, it enters safety ground line E2.
Example 2
On the basis of the embodiment 1, in the scheme, the used module 3 is a power conversion circuit (generally a circuit for converting 9-24V into 3.3-5V);
the model of the TVS device is D1, SMBJ24CA, D2, SMCJ36CA, D5, SMBJ24CA and D6, SMCJ36 CA;
the model of the self-recovery FUSE FUSE is 1812-500 MA-30V;
the model number of the piezoresistor R1 is 07D 470K; the model number of the piezoresistor R2 is 07D 470K;
the model of the differential-mode inductor L1 is the differential-mode inductor 470 UH; the model of the common-mode inductor L2 is SCM 7038F-102M-LRH;
the gas discharge tube D3 is model SMD 1812-151.
The above description is only for the preferred embodiment of the present invention, and is not intended to limit the present invention, and any modifications, equivalent replacements, improvements, etc. made within the spirit and principle of the present invention should be included within the protection scope of the present invention.

Claims (8)

1. A surge processing circuit is characterized by comprising a surge absorption module group, wherein the surge absorption module group is connected with a voltage conversion module (3), the surge absorption module group comprises a plurality of surge absorption modules, and the surge absorption modules are connected through a common-mode inductor L2;
each surge absorption module is also connected with a surge discharge module;
the surge absorption module group at least comprises two surge absorption modules which are respectively a first surge absorption module (1) and a second surge absorption module (2), and the first surge absorption module (1) and the second surge absorption module (2) are connected through the common-mode inductor L2;
the first surge absorption module (1) is connected with the first surge relief module (4);
the second surge absorption module (2) is connected with the second surge relief module (5);
the current input end of the first surge absorption module (1) is connected with a power supply, and the current output end of the second surge absorption module (2) is connected with the input end of the voltage conversion module (3).
2. The surge processing circuit according to claim 1, wherein said first surge absorbing module (1) comprises a plurality of voltage dependent resistors and TVS devices connected across two current input paths;
and a self-recovery fuse and a differential-mode inductor L1 are sequentially connected in series on the positive electrode path of the current input path.
3. The surge processing circuit according to claim 2, wherein a voltage dependent resistor R1 and a voltage dependent resistor R2, and a TVS tube D1 are sequentially arranged in the first surge absorbing module (1), the self-recovery FUSE FUSE is arranged between the voltage dependent resistor R1 and the voltage dependent resistor R2, and the differential mode inductor L1 is arranged between the voltage dependent resistor R2 and the TVS tube D1.
4. The surge processing circuit according to claim 1, wherein the first surge relief module (4) comprises a first relief circuit connected in parallel to a negative path in the first surge absorption module (1), the first relief circuit comprises a gas discharge tube D3 and a TVS tube D2, the first relief circuit is connected with the negative path in the first surge absorption module (1) at one end and with a safety ground line E1 at the other end.
5. The surge processing circuit according to claim 1, wherein the second surge absorbing module (2) comprises a TVS device and a plurality of filter capacitors connected in series between two current input paths; and the negative pole path of the second surge absorption module (2) is grounded.
6. The surge processing circuit according to claim 5, wherein the second surge absorbing module (2) comprises a TVS tube D5, a filter capacitor C1 and a filter capacitor C2; a diode D4 is disposed in the anode path between the TVS tube D5 and the filter capacitor C1.
7. The surge processing circuit according to claim 6, wherein the second surge discharging module (5) comprises a second surge discharging circuit, one end of the second surge discharging circuit is connected in parallel with a negative pole path of the second surge absorbing module (2), and the other end of the second surge discharging circuit is connected with a safety grounding wire E2.
8. The surge processing circuit of claim 7, wherein the second surge bleeding circuit comprises an RC resistor-capacitor circuit and a TVS tube D6 in parallel.
CN201921267851.7U 2019-08-07 2019-08-07 Surge processing circuit Active CN210201478U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201921267851.7U CN210201478U (en) 2019-08-07 2019-08-07 Surge processing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201921267851.7U CN210201478U (en) 2019-08-07 2019-08-07 Surge processing circuit

Publications (1)

Publication Number Publication Date
CN210201478U true CN210201478U (en) 2020-03-27

Family

ID=69865797

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201921267851.7U Active CN210201478U (en) 2019-08-07 2019-08-07 Surge processing circuit

Country Status (1)

Country Link
CN (1) CN210201478U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110445112A (en) * 2019-08-07 2019-11-12 威海精讯畅通电子科技有限公司 A kind of surge processing circuit and surge processing unit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110445112A (en) * 2019-08-07 2019-11-12 威海精讯畅通电子科技有限公司 A kind of surge processing circuit and surge processing unit

Similar Documents

Publication Publication Date Title
CN210640904U (en) CAN bus interface protection circuit, communication module and system
CN101640956A (en) Design method of intelligent power supply electronic converter of general-type railway signal lamp
CN106093494A (en) A kind of signal for electronic mutual inductor protects filter circuit
CN110763909A (en) Digital display DC meter and voltage sampling circuit thereof
CN210201478U (en) Surge processing circuit
CN110971115A (en) Lightning surge protection circuit, method and system, storage medium and electronic device
CN203657820U (en) Conditioning circuit for output signals of incremental encoder
CN103795054A (en) Lightning protection system and method of direct-current remote supply power equipment
CN215344365U (en) Power supply protection circuit and industrial flowmeter
CN110763910A (en) Digital display DC meter and current sampling circuit thereof
CN210952862U (en) Automobile resistor or voltage type sensor signal acquisition protection circuit
CN107271763B (en) Current sampling circuit, electronic trip unit, breaker
CN211375008U (en) Series cascade circuit for fault detection of high-voltage battery management system
CN113889995A (en) Automobile instantaneous high-voltage protection sensing circuit
CN110445112A (en) A kind of surge processing circuit and surge processing unit
CN111969971A (en) Electromagnetic pulse filter and electronic device
CN107482899B (en) Circuit combining EMI filtering and soft start and control method thereof
CN214959286U (en) Electromagnetic compatibility filtering and protecting circuit of power management chip, power supply and vehicle
CN220822912U (en) EMC filter circuit
CN209992559U (en) Current and frequency sampling circuit for automatic power supply conversion system
CN210665916U (en) Signal transmitter
CN209979733U (en) High-voltage electrified display device with electrified partial discharge indication function
CN217692664U (en) Integrated circuit with detection function
CN219609069U (en) Test circuit of lightning protection circuit
CN219499213U (en) Surge-resistant filter circuit and device

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant