CN210110206U - Circuit board and quadruple high definition display - Google Patents

Circuit board and quadruple high definition display Download PDF

Info

Publication number
CN210110206U
CN210110206U CN201921158297.9U CN201921158297U CN210110206U CN 210110206 U CN210110206 U CN 210110206U CN 201921158297 U CN201921158297 U CN 201921158297U CN 210110206 U CN210110206 U CN 210110206U
Authority
CN
China
Prior art keywords
definition display
circuit board
high definition
clock
quadruple
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201921158297.9U
Other languages
Chinese (zh)
Inventor
刘航
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SHENZHEN SHIJINGDA TECHNOLOGY Co Ltd
Original Assignee
SHENZHEN SHIJINGDA TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHENZHEN SHIJINGDA TECHNOLOGY Co Ltd filed Critical SHENZHEN SHIJINGDA TECHNOLOGY Co Ltd
Priority to CN201921158297.9U priority Critical patent/CN210110206U/en
Application granted granted Critical
Publication of CN210110206U publication Critical patent/CN210110206U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The circuit board comprises a plurality of pairs of clock lines and data lines, wherein the pairs of clock lines and the data lines are used for transmitting low-voltage differential signals. The circuit board and the quadruple high-definition display are connected with the inductor and the capacitor in series on the clock wire, and one or more magnetic beads are connected with the data wire in series, so that electromagnetic spikes and energy formed by the clock wire and the data wire can be suppressed, and the electromagnetic interference performance of the quadruple high-definition display is effectively improved.

Description

Circuit board and quadruple high definition display
Technical Field
The utility model belongs to the display field, concretely relates to circuit board and four times high definition display.
Background
The statements in this section merely provide background information related to the present disclosure and may not necessarily constitute prior art.
Due to the increasing popularity of quadruple high definition displays (QHD displays), science, medical treatment, industrial machinery, mobile transportation equipment, ignition devices, etc. all generate electromagnetic interference (EMI) to electronic products with touch control functions working nearby.
During the EMI test process of the QHD display tested in a laboratory, as shown in fig. 1, the existing QHD display severely exceeds 128MHZ, 192MHZ, 255MHZ, 321MHZ, 384MHZ, 449MHZ, 513MHZ, 575MHZ, 641MHZ, 704MHZ, 767MHZ, 833MHZ, 895MHZ, and at least exceeds 1.5DB and at most exceeds 21DB, so that the EMI test requirements of CE certification are difficult to meet.
SUMMERY OF THE UTILITY MODEL
In view of the above, it is necessary to provide a circuit board and a quadruple high definition display to improve the electromagnetic interference performance of the quadruple high definition display.
A circuit board of a quadruple high-definition display comprises a plurality of pairs of clock lines and data lines, wherein each pair of clock lines and data lines is used for transmitting low-voltage differential signals, inductors and capacitors are connected in series on the clock lines, and magnetic beads are arranged on the data lines.
Preferably, the number of clock lines and data lines amounts to eight pairs.
Preferably, the magnetic beads are connected in series in sequence along the length direction of the data line.
Preferably, the inductance is 1 MHz-1 GHz, and the capacitance is 6.12 pF-7.48 pF.
Preferably, the inductor is a patch inductor, and the capacitor is a patch capacitor.
Preferably, the magnetic beads are rectangular sheets, wherein the length of the magnetic beads is 0.85-1.15 mm, and the width of the magnetic beads is 0.35-0.65 mm.
Preferably, the magnetic beads are made of ferrite materials.
A quadruple high-definition display comprises a circuit board, wherein the circuit board is provided with a plurality of pairs of clock lines and a plurality of pairs of data lines, each pair of clock lines and each pair of data lines are used for transmitting low-voltage differential signals, each pair of clock lines is connected with an inductor and a capacitor in series, and each pair of data lines is provided with a magnetic bead.
Preferably, the inductance is 1 MHz-1 GHz, and the capacitance is 6.12 pF-7.48 pF.
Preferably, the magnetic bead is a cuboid, wherein the length of the cross section of the magnetic bead is 0.85-1.15 mm, the width of the cross section of the magnetic bead is 0.35-0.65 mm, and the magnetic bead is made of ferrite materials.
Compared with the prior art, the circuit board and the quadruple high-definition display are connected with the inductor and the capacitor in series on the clock wire, and one or more magnetic beads are connected with the data wire in series, so that the electromagnetic spikes and energy formed by the clock wire and the data wire can be suppressed, and the electromagnetic interference performance of the quadruple high-definition display is effectively improved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings required to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without any creative effort.
Fig. 1 is an electromagnetic interference test chart of a conventional quadruple high-definition display.
Fig. 2 is a schematic structural diagram of a circuit board of the quadruple high-definition display.
Fig. 3 is an electromagnetic interference test chart of the quadruple high-definition display during an EMI test.
Description of the main elements
Figure DEST_PATH_GDA0002354363380000021
Figure DEST_PATH_GDA0002354363380000031
The following detailed description of the invention will be further described in conjunction with the above-identified drawings.
Detailed Description
In order to make the above objects, features and advantages of the present invention more clearly understood, the present invention will be described in detail with reference to the accompanying drawings and detailed description. In addition, the embodiments and features of the embodiments of the present application may be combined with each other without conflict. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention, and the described embodiments are merely some embodiments, rather than all embodiments, of the present invention. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative work all belong to the protection scope of the present invention.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. The terminology used herein in the description of the invention is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention.
In various embodiments of the present invention, for convenience of description and not limitation, the term "connected" as used in the specification and claims of the present invention is not limited to physical or mechanical connections, but may include electrical connections, whether direct or indirect. "upper", "lower", "left", "right", and the like are used merely to indicate relative positional relationships, and when the absolute position of the object being described is changed, the relative positional relationships are changed accordingly.
From a technical point of view, the art generally refers to a high definition display as a display with a resolution of 1280 × 720 (720P for short). The Quad high definition display refers to a high definition display (Quad HD) having a resolution 4 times as high as that of the high definition display (720P). The quadruple high definition display includes several circuit boards 10 for driving the display therein, and the quadruple high definition display generates extremely high electromagnetic interference (EMI) due to the complexity of the circuits on the circuit boards 10.
Fig. 2 is a schematic structural diagram of the circuit board 10 of the quadruple high-definition display. As shown in fig. 2, the circuit board 10 of the quad high definition display includes a plurality of pairs of clock lines 30 and data lines 40, wherein the pairs of clock lines 30 and data lines 40 are used for transmitting low voltage differential signals, i.e., clock signals are transmitted by the low voltage differential signals on the pair of clock lines 30, and data signals are transmitted by the low voltage differential signals on the pair of data lines 40. In the present embodiment, eight pairs of clock lines 30 and data lines 40 are connected to the chip 20.
As shown in fig. 2, an inductor 31 and a capacitor 32 are connected in series to each pair of clock lines 30, that is, each clock line 30 is connected in series with the inductor 31 and the capacitor 32 in sequence to transmit a clock signal. In practical applications, the inventor finds that the effect of suppressing electromagnetic interference is more excellent when the inductor 31 is used at 1MHz to 1GHz and the capacitor 32 is used at 6.12pF to 7.48 pF. In this embodiment, the inductor 31 is a chip inductor 31, and the capacitor 32 is a chip capacitor 32. The rated voltage of the capacitor is preferably 50V.
Each pair of data lines 40 is provided with a magnetic bead 41, that is, the magnetic beads 41 are sequentially connected in series on the data lines 40 along the length direction of the data lines 40. In some preferred embodiments, the magnetic beads 41 are rectangular pieces, wherein the length of the magnetic beads 41 is 0.85 to 1.15mm, and the width of the magnetic beads 41 is 0.35 to 0.65mm, and the magnetic beads 41 are made of ferrite materials. Ferrite is a metal oxide having ferrimagnetism. The ferrite has a resistivity much larger than that of a simple substance metal or alloy magnetic material, and also has higher dielectric property, which shows higher magnetic conductivity at high frequency, and becomes a nonmetal magnetic material with wide application in the field of high frequency weak current. In the present embodiment, the inductance of the magnetic bead 41 is preferably 1MHz to 1GHz, the resistance is preferably 1 to 24 ohms, the impedance value is preferably 1 ohm to 30 ohms, and the rated current is preferably 300 mA.
Fig. 3 is an electromagnetic interference test chart of the quadruple high-definition display during an EMI test. As shown in fig. 3, by connecting an inductor 31 and a capacitor 32 in series on the clock line 30 and connecting one or more magnetic beads 41 in series on the data line 40, the electromagnetic spike and energy formed by the clock line 30 and the data line 40 can be suppressed, and the electromagnetic interference performance of the quadruple high-definition display is significantly and effectively improved, so that the CE certified EMI test can be performed.
In the several embodiments provided in the present disclosure, it should be understood that the disclosed structures and elements may be implemented in other ways. It is obvious to a person skilled in the art that the invention is not restricted to details of the above-described exemplary embodiments, but that it can be implemented in other specific forms without departing from the spirit or essential characteristics of the invention. The present embodiments are therefore to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein. Any reference sign in a claim should not be construed as limiting the claim concerned. Furthermore, it is obvious that the word "comprising" does not exclude other elements or steps, and the singular does not exclude the plural. Several units or means recited in the system claims may also be implemented by one and the same unit or means in software or hardware. The terms first, second, etc. are used to denote names, but not any particular order.
The above embodiments are only used to illustrate the technical solutions of the present invention and not to limit the same, and although the present invention has been described in detail with reference to the above preferred embodiments, it should be understood by those skilled in the art that the technical solutions of the present invention can be modified or replaced equivalently without departing from the spirit and scope of the technical solutions of the present invention.

Claims (10)

1. A circuit board of a quadruple high-definition display comprises a plurality of pairs of clock lines and data lines, wherein each pair of clock line and data line is used for transmitting low-voltage differential signals.
2. The circuit board of a quad high definition display as claimed in claim 1, wherein the number of clock lines and data lines amounts to eight pairs.
3. The circuit board of a quadruple high definition display of claim 1, wherein the magnetic beads are connected in series in sequence along the length direction of the data line.
4. The circuit board of a quadruple high definition display according to claim 1, wherein the inductance is 1MHz to 1GHz and the capacitance is 6.12pF to 7.48 pF.
5. The circuit board of a quad high definition display as claimed in claim 1, wherein the inductor is a chip inductor and the capacitor is a chip capacitor.
6. The circuit board of the quadruple high definition display of claim 1, wherein the magnetic beads are rectangular sheets, and the length of the magnetic beads is 0.85-1.15 mm, and the width of the magnetic beads is 0.35-0.65 mm.
7. The circuit board of a quad high definition display as claimed in claim 1, wherein the magnetic beads are made of ferrite material.
8. A quadruple high-definition display comprises a circuit board, wherein a plurality of pairs of clock lines and a plurality of pairs of data lines are arranged on the circuit board, and each pair of clock lines and each pair of data lines are used for transmitting low-voltage differential signals.
9. The four-time high definition display according to claim 8, wherein the inductance is 1MHz to 1GHz and the capacitance is 6.12pF to 7.48 pF.
10. The quadruple high definition display of claim 8, wherein the magnetic bead is a cuboid, wherein the cross section of the magnetic bead is 0.85-1.15 mm in length and 0.35-0.65 mm in width, and the magnetic bead is made of ferrite material.
CN201921158297.9U 2019-07-22 2019-07-22 Circuit board and quadruple high definition display Active CN210110206U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201921158297.9U CN210110206U (en) 2019-07-22 2019-07-22 Circuit board and quadruple high definition display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201921158297.9U CN210110206U (en) 2019-07-22 2019-07-22 Circuit board and quadruple high definition display

Publications (1)

Publication Number Publication Date
CN210110206U true CN210110206U (en) 2020-02-21

Family

ID=69567105

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201921158297.9U Active CN210110206U (en) 2019-07-22 2019-07-22 Circuit board and quadruple high definition display

Country Status (1)

Country Link
CN (1) CN210110206U (en)

Similar Documents

Publication Publication Date Title
CN206506500U (en) Transformer type phase shifter, phase-shift circuit and communication terminal
Hsiao et al. An ultra-compact common-mode bandstop filter with modified-T circuits in integrated passive device (IPD) process
CN210110206U (en) Circuit board and quadruple high definition display
US9282631B2 (en) Circuit with flat electromagnetic band gap resonance structure
CN105322268A (en) Directional coupler
KR20110124903A (en) Quadrilateral patch type balun filter
CN201188716Y (en) Electronic band gap power supply plane apparatus
US7307492B2 (en) Design, layout and method of manufacture for a circuit that taps a differential signal
Piatek et al. Mutual inductance of long rectangular conductors
CN105281004A (en) Directional coupler
CN202738251U (en) Printed circuit board inhibiting electromagnetic interference
CN206932474U (en) A kind of anti-electromagnetic interference circuit plate and touch-screen
CN204794664U (en) Electromagnetic compatibility wave filter
US10135418B2 (en) Common mode filter
US8248191B2 (en) Microstrip filter
Chan et al. Miniature common-mode rejection filter in silicon-based integrated passive device technology
CN211019026U (en) High-definition multimedia interface circuit and full-high-definition display
Shi et al. EBG combined isolation slots with a bridge on the ground for noise suppression
CN107068367B (en) Coupling inductance and voltage regulator
Jiang et al. A parallel-trace high-Q planar spiral coil for biomedical implants
CN112868076A (en) Transformer device
Yang et al. Tricyclic nested electromagnetic bandgap structure characterized with broad stopband bandwidth and deep noise suppression
TWI550944B (en) Device for blocking high frequency signal and passing low frequency signal
CN220895818U (en) Topological structure of small-sized high-selectivity broadband band-stop filter and filter
Sánchez-Mesa et al. A Novel High-Performance Length Matching Element for High-Speed Interconnect Differential Channels

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant