CN209980045U - Power supply device and printer - Google Patents

Power supply device and printer Download PDF

Info

Publication number
CN209980045U
CN209980045U CN201920520156.0U CN201920520156U CN209980045U CN 209980045 U CN209980045 U CN 209980045U CN 201920520156 U CN201920520156 U CN 201920520156U CN 209980045 U CN209980045 U CN 209980045U
Authority
CN
China
Prior art keywords
voltage
output
power supply
control signal
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201920520156.0U
Other languages
Chinese (zh)
Inventor
汪礼银
赵志刚
王志勇
俞建悦
顾永德
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MOSO POWER SUPPLY TECHNOLOGY Co Ltd
Original Assignee
MOSO POWER SUPPLY TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MOSO POWER SUPPLY TECHNOLOGY Co Ltd filed Critical MOSO POWER SUPPLY TECHNOLOGY Co Ltd
Priority to CN201920520156.0U priority Critical patent/CN209980045U/en
Application granted granted Critical
Publication of CN209980045U publication Critical patent/CN209980045U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Dc-Dc Converters (AREA)

Abstract

The embodiment of the utility model discloses power supply unit and printer. The device includes: the first power module outputs a first output voltage which is not zero to the second power module if a first control signal received by the first power module is a high level, the second power module provides a stable voltage to the outside according to the first output voltage and the received control signal, if the first control signal received by the first power module is a low level, the first power module outputs a first output voltage which is zero to the second power module, and the second power module provides no voltage to the outside according to the first output voltage and the received control signal. Adopt the embodiment of the utility model provides a, can provide two kinds of different output modes, convenient and energy saving according to the condition of receiving different control signal.

Description

Power supply device and printer
Technical Field
The utility model relates to a power field especially relates to a power supply unit and printer.
Background
The power supply is used to provide operating voltage to the device, but if the device is not used for a long time in the powered state, much power is wasted. Therefore, a power supply capable of controlling output power is needed for the device, and when the device works, the device can provide a stable and reliable high-energy-efficiency power supply and enters a sleep mode when the device is idle, so that energy is saved.
In the prior art, a mode of cutting off the power supply when the power supply is idle is generally adopted, but the mode needs to restart the equipment when the equipment is used next time, which consumes energy and time and is not convenient in practical operation application, so that how to provide a convenient and energy-efficient power supply is a problem researched by a person skilled in the art.
SUMMERY OF THE UTILITY MODEL
The embodiment of the utility model discloses power supply unit and printer can provide convenient and high energy efficiency's power.
In a first aspect, an embodiment of the present invention provides a power supply device, which includes: the power supply comprises a first power supply module and a second power supply module, wherein a first port of the first power supply module is used for receiving a first control signal, and a second port of the first power supply module is connected with a fifth port of the second power supply module and outputs a first output voltage;
the first port of the second power supply module is configured to output a second output voltage, the second port of the second power supply module is configured to output a third output voltage, the third port of the second power supply module is configured to receive a second control signal, the fourth port of the second power supply module is configured to receive a third control signal, and the fifth port of the second power supply module is configured to receive the first output voltage;
the second power supply module controls to output the second output voltage according to the first output voltage and the second control signal, and controls to output the third output voltage according to the first output voltage and the third control signal;
when the first control signal is at a high level, the first output voltage is a first voltage, and the absolute value of the difference between the second output voltage and the third output voltage is greater than zero; when the first control signal is at a low level, the first output voltage is zero, and the second output voltage and the third output voltage are zero.
In the above apparatus, if the first control signal received by the first power module is at a high level, the first power module outputs a first output voltage that is not zero to the second power module, the second power module provides a stable voltage to the outside according to the first output voltage and the received control signal, if the first control signal received by the first power module is at a low level, the first power module outputs a first output voltage that is zero to the second power module, and the second power module does not provide a voltage to the outside according to the first output voltage and the received control signal; in the process, the output voltage of the power supply device is different according to different received control signals, two different output modes are provided according to different conditions, and convenience and energy conservation are achieved.
Based on the first aspect, in one optional implementation manner, the first power module includes: the power supply circuit comprises a voltage output driving circuit, an output voltage adjusting circuit, a power supply circuit, a first output circuit, a chip, a first field effect transistor and a transformer, wherein the voltage output driving circuit, the output voltage adjusting circuit, the power supply circuit, the first output circuit, the chip, the first field effect transistor and the transformer are connected in series;
the power supply circuit is respectively connected with the chip, the source electrode of the first field effect transistor and the output voltage adjusting circuit;
the chip is respectively connected with the grid of the first field effect transistor and the output voltage adjusting circuit;
the transformer is respectively connected with the drain electrode of the first field effect transistor and the first output circuit;
the first output circuit is respectively connected with the output voltage adjusting circuit and the voltage output driving circuit; the first output circuit outputs the first output voltage;
the voltage output driving circuit receives the first control signal; the output voltage adjustment circuit receives the first control signal.
Based on the first aspect, in one optional implementation manner, the first power module further includes a third port, and the second port and the third port of the first power module are respectively connected to a control unit, where the control unit inputs the first control signal to the first port of the first power module.
Based on the first aspect, in an optional implementation manner, a first node exists between the third port of the first power supply module and the first output circuit;
when the first control signal is at a high level, the voltage of the first node is a first voltage V1(ii) a The output voltage of the first output end of the first power supply module is a third voltage V3Wherein, the V1And said V3The absolute value of the difference of (a) is less than a threshold;
when the first control signal is at a low level, the voltage of the first node is a second voltage V2(ii) a The output voltage of the first output end of the first power supply module is 0, and the output voltage of the second output end of the first power supply module is a second voltage V2
Based on the first aspect, in one optional implementation manner, the transformer includes a primary winding, a secondary winding, and an auxiliary power supply winding, the primary winding of the transformer is connected to the drain of the first fet, the secondary winding of the transformer is connected to the first output circuit, and the auxiliary power supply winding of the transformer is connected to the power supply circuit.
Based on the first aspect, in an optional implementation manner, the chip is connected to a gate of the first field effect transistor, and the chip is configured to provide a PWM signal to the gate of the first field effect transistor;
the number of turns of the primary winding of the transformer is NpSaid
Figure DEST_PATH_GDA0002254405390000031
Wherein:
Ton=Ts*D
Vin_minis the lowest voltage, T, of the input voltage of the first power supply modulesAnd D is the period of the PWM signal, the duty ratio of the PWM signal, Bac alternating magnetic flux is the product of saturated magnetic flux of a magnetic core of the transformer and the change rate of the alternating magnetic flux, Ae is the sectional area of the magnetic core of the transformer, and M is a preset multiple of the effective value of the input voltage of the first power supply module.
Based on the first aspect, in an optional implementation manner, a first node exists between the third port of the first power module and the first output circuit, and when the first control signal is at a high level, a voltage of the first node is a first voltage V1(ii) a When the first control signal is at low level, the voltage of the first node is a second voltage V2
When the first voltage V is1Is greater than the second voltage V2The number of turns of the secondary winding of the transformer is NsSaid
Figure DEST_PATH_GDA0002254405390000032
When the first voltage V is1Is less than or equal to the second voltage V2The number of turns of the secondary winding of the transformer is NsSaid
Figure DEST_PATH_GDA0002254405390000041
Based onIn an aspect, in an optional implementation manner, a first node exists between the third port of the first power module and the first output circuit, and when the first control signal is at a high level, a voltage of the first node is a first voltage V1(ii) a When the first control signal is at low level, the voltage of the first node is a second voltage V2
When the first voltage V is1Is greater than the second voltage V2The number of turns of the auxiliary power supply winding of the transformer is NaSaid
Figure DEST_PATH_GDA0002254405390000042
Wherein VicThe normal working voltage of the chip;
when the first voltage V is1Is less than or equal to the second voltage V2The number of turns of the auxiliary power supply winding of the transformer is NaSaid
Figure DEST_PATH_GDA0002254405390000043
Wherein VicIs the normal operating voltage of the chip.
Based on the first aspect, in an optional implementation manner, the second power module includes: a first output circuit and a second output circuit, wherein:
the first output circuit is connected with the second output circuit, receives the second control signal and the first output voltage, and outputs the second output voltage;
the first output circuit receives the third control signal and the first output voltage, and the second output circuit outputs the third output voltage.
Based on the first aspect, in one optional implementation manner, the first output circuit includes a relay, a first resistor, a first capacitor, and a first diode, where:
the relay is respectively connected with the first resistor and the first diode, and receives the second control signal; the first resistor is connected with the second output circuit, and the first resistor receives the first output voltage; the first diode is connected with the first capacitor, and the first capacitor is connected with the ground;
when the second control signal is at a low level, the absolute value of the second output voltage output by the first output circuit is greater than zero;
when the second control signal is at a high level, the first output circuit outputs the second output voltage as zero.
Based on the first aspect, in one optional implementation manner, the first output circuit includes a relay, a first resistor, a first capacitor, and a first diode, where:
the relay is respectively connected with the first resistor, the first capacitor and the first diode, and receives the second control signal; the first resistor is connected with the second output circuit, and the first resistor receives the first output voltage; the first diode is connected with the first capacitor, and the first capacitor is connected with the ground;
when the second control signal is at a high level, the absolute value of the second output voltage output by the first output circuit is greater than zero;
when the second control signal is at a low level, the first output circuit outputs the second output voltage as zero.
In a second aspect, an embodiment of the present invention provides a printer, including power supply unit, printer control unit and printer heat pump unit, power supply unit respectively with printer control unit with printer heat pump unit connects, power supply unit includes as the first aspect power supply unit, printer control unit be used for doing power supply unit provides control signal, printer heat pump unit is used for receiving the output voltage of power supply unit output.
It should be noted that, for the implementation manner and the corresponding beneficial effects of the second aspect, reference may be made to the description in the first aspect and the corresponding implementation manner, and details are not described herein again.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings required to be used in the embodiments of the present invention or the background art will be briefly described below.
Fig. 1 is a schematic structural diagram of a power supply device according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of a first power module of FIG. 1;
fig. 3 is a schematic view of an application scenario of a power supply device according to an embodiment of the present invention;
FIG. 4 is a schematic diagram of a second power module of FIG. 1;
fig. 5 is a schematic structural diagram of a printer according to an embodiment of the present invention.
Detailed Description
The technical solution in the embodiment of the present invention will be described below with reference to the accompanying drawings.
It is to be understood that the terminology used in the description of the invention herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. Reference in the specification to "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment can be included in at least one embodiment of the invention. The appearances of the phrase in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments. It is explicitly and implicitly understood by one skilled in the art that the embodiments described herein can be combined with other embodiments.
The terms "comprising" and "having," and any variations thereof, as appearing in the specification, claims and drawings of the present application, are intended to cover non-exclusive inclusions. For example, a process, method, system, article, or apparatus that comprises a list of steps or elements is not limited to only those steps or elements listed, but may alternatively include other steps or elements not listed, or inherent to such process, method, article, or apparatus. Furthermore, the terms "first," "second," and "third," etc. are used to distinguish between different objects and are not used to describe a particular order.
It should also be understood that the term "and/or" as used in the specification and the appended claims refers to and includes any and all possible combinations of one or more of the associated listed items.
The following is a detailed description with reference to the drawings.
Fig. 1 is a schematic structural diagram of a power supply according to an embodiment of the present disclosure, and as shown in fig. 1, the power supply includes a first power module and a second power module, where a first port of the first power module is configured to receive a first control signal, and a second port of the first power module is connected to a fifth port of the second power module and outputs a first output voltage; the first port of the second power supply module is used for outputting a second output voltage, the second port of the second power supply module is used for outputting a third output voltage, the third port of the second power supply module is used for receiving a second control signal, the fourth port of the second power supply module is used for receiving a third control signal, and the fifth port of the second power supply module is used for receiving the first output voltage;
the second power supply module controls to output a second output voltage according to the first output voltage and a second control signal, and controls to output a third output voltage according to the first output voltage and a third control signal;
when the first control signal is at a high level, the first output voltage is a first voltage, and the absolute value of the difference value between the second output voltage and the third output voltage is greater than zero; when the first control signal is at a low level, the first output voltage is zero, and the second output voltage and the third output voltage are zero.
That is to say, the first control signal controls the output voltage of the first power module to be the first voltage and outputs the first voltage to the second power module, so as to control the output voltage of the second power module, it can be seen that the power structure of this embodiment has two power supply modes, the first power supply mode is that when the first control signal is at a high level, the output voltage of the first power module is the first voltage, and the second power module outputs an effective stable voltage according to the received first voltage and the second control signal; in the second power supply mode, when the first control signal is at a low level, the output voltage of the first power module is a second voltage, and the output voltage of the second power module is zero according to the received second voltage and the second control signal.
Specifically, referring to fig. 2, fig. 2 is a schematic structural diagram of a first power module, where the first power module includes: the power supply circuit comprises a voltage output driving circuit, an output voltage adjusting circuit, a power supply circuit, a first output circuit, a chip, a first field effect transistor and a transformer, wherein the voltage output driving circuit, the output voltage adjusting circuit, the power supply circuit, the first output circuit, the chip, the first field effect transistor and the transformer are connected in series; the power supply circuit is respectively connected with the chip, the source electrode of the first field effect transistor and the output voltage adjusting circuit; the chip is respectively connected with the grid of the first field effect transistor and the output voltage adjusting circuit; the transformer is respectively connected with the drain electrode of the first field effect transistor and the first output circuit; the first output circuit is respectively connected with the output voltage adjusting circuit and the voltage output driving circuit; the first output circuit outputs a first output voltage; the voltage output driving circuit receives a first control signal; the output voltage adjusting circuit receives a first control signal.
The first power supply module further comprises a third port, the second port and the third port of the first power supply module are respectively connected with the control unit, and the control unit inputs a first control signal to the first port of the first power supply module. A first node exists between the third port and the first output circuit;
in case one, when the first control signal is at a high level, the voltage of the first node is the first voltage V1(ii) a The output voltage of the first output end of the first power supply module is a third voltage V3Wherein V is1And V3Is less than the threshold, i.e., the third voltage is approximately equal to the first voltage;
in case two, when the first control signal is at low levelWhen the voltage of the first node is the second voltage V2(ii) a The output voltage of the first output end of the first power supply module is 0, and the output voltage of the second output end of the first power supply module is a second voltage V2
The following briefly describes a winding design method for adapting a transformer to two sets of outputs in the embodiment of the present invention:
specifically, the transformer comprises a primary winding, a secondary winding and an auxiliary power supply winding, the primary winding of the transformer is connected with the drain electrode of the first field effect transistor, the secondary winding of the transformer is connected with the first output circuit, and the auxiliary power supply winding of the transformer is connected with the power supply circuit. The chip is connected with the grid electrode of the first field effect transistor and used for providing a PWM signal for the grid electrode of the first field effect transistor; the primary winding of the transformer has N turnsp
Figure DEST_PATH_GDA0002254405390000081
Wherein:
Ton=Ts*D
Vin_minis the lowest voltage of the input voltage of the first power supply module, TsThe period of the PWM signal is D is a duty ratio of the PWM signal, Bac alternating magnetic flux is a product of a saturation magnetic flux of a magnetic core of the transformer and a rate of change of the alternating magnetic flux, Ae is a sectional area of the magnetic core of the transformer, and M is a preset multiple of an effective value of an input voltage of the first power supply module, the preset multiple being generally set between 1.2 and 1.4.
In one embodiment, if the first control signal is high, the voltage of the first node is the first voltage V1(ii) a If the first control signal is at low level, the voltage of the first node is the second voltage V2: the number of turns of the secondary winding of the transformer is Ns
When the first voltage V is applied1Greater than the second voltage V2When the temperature of the water is higher than the set temperature,
Figure DEST_PATH_GDA0002254405390000082
when the first voltage V is applied1Is less than or equal to the second voltage V2When the temperature of the water is higher than the set temperature,
in one embodiment, if the first control signal is high, the voltage of the first node is the first voltage V1(ii) a If the first control signal is at low level, the voltage of the first node is the second voltage V2: the number of turns of the auxiliary power supply winding of the transformer is Na
When the first voltage V is applied1Greater than the second voltage V2When the temperature of the water is higher than the set temperature,
Figure DEST_PATH_GDA0002254405390000084
wherein VicThe normal working voltage of the chip;
when the first voltage V is applied1Is less than or equal to the second voltage V2When the temperature of the water is higher than the set temperature,
Figure DEST_PATH_GDA0002254405390000085
wherein VicIs the normal operating voltage of the chip.
In one embodiment, the first power module further comprises: overvoltage overtemperature prote circuit, input overvoltage undervoltage protection circuit, first absorption circuit, second absorption circuit, wherein:
the overvoltage and overtemperature protection circuit is respectively connected with a fifth port of the chip and the power supply circuit, and the fifth port of the chip is used for providing an overvoltage and overtemperature protection signal for the chip; the input overvoltage and undervoltage protection circuit comprises a sixth diode and a seventh diode, the sixth diode is respectively connected with the seventh diode and a fourth port of the chip, and the fourth port of the chip is used for providing an input overvoltage and undervoltage signal for the chip; the two ends of the first absorption circuit are connected with the two ends of the primary winding of the transformer, the first absorption circuit is used for absorbing peak voltage on the primary winding of the transformer, when the chip provides a starting or closing signal for the first field effect transistor, the peak voltage is generated due to leakage inductance of the transformer, the first absorption circuit can absorb the peak voltage, damage to the chip and the first field effect transistor caused by overlarge peak voltage is prevented, and electromagnetic interference is reduced; the two ends of the second absorption circuit are connected with the two ends of the fifth diode of the first output circuit, and the second absorption circuit is used for absorbing the peak voltage on the fifth diode, preventing the fifth diode from being damaged due to overlarge peak voltage and reducing electromagnetic interference.
For example, a specific application scenario of the first power module is given below, the first power module mainly provides dc power, and outputs two paths of power supply through the received first control signal, as shown in fig. 3, where the first control signal is Ctr control signal, and the two paths of power supply are Vol control signal1And Vol2The type of the chip is PWM-IC chip, Q4For power switch PMOS, for controlling Vol1The output voltage, NMOS Q when Ctr control signal is high3On, Q4Is pulled low, at which time Q4Is also on, Vol1、Vol2The output voltages are all VoAnd V iso=V1(ii) a By the output voltage adjusting circuit, it can be known that the NMOS Q is in a high level when Ctr is high2Is also conducted and outputs a voltage VoBy a resistance R2,R3,R4Is determined by the resistance value of, thus V1The voltage calculation formula of (c) is as follows:
Figure DEST_PATH_GDA0002254405390000091
where Vref is the internal reference voltage of TL431 of 2.5V.
When the Ctr control signal is low, the NMOS Q3Off, therefore PMOS Q4Also cut off, Vol1Output voltage of 0, Vol2Output voltage of V2(ii) a By the output voltage regulation loop, the NMOS Q can be known when Ctr is low2Cut-off, output voltage VoBy a resistance R2,R4Is determined by the resistance value of, thus V2The voltage calculation formula of (c) is as follows:
Figure DEST_PATH_GDA0002254405390000092
U1the optical coupler is used for providing feedback of output voltage for the PWM-IC chip, so that the output voltage is maintained at a constant value.
D1,D3,ZD2,Q5,R12,C3Power supply circuit forming PWM-IC chip, auxiliary winding NaThe feedback voltage is used for supplying power to the PWM-IC chip, and when Ctr is at a high level, the auxiliary winding NaThe voltage of the feedback will also be high, thus requiring ZD2The voltage regulator tube limits the voltage in the normal working range of the PWM-IC, and prevents the abnormal working of the power supply caused by the abnormal power supply of the PWM-IC chip.
D2,R10,ZD1Form an output overvoltage protection circuit, TH1And R14And forming an output over-temperature protection circuit for providing a protection signal for a PRO port of the PWM-IC chip.
D6,D7The input overvoltage and undervoltage protection voltage is formed and provides a signal for the HV port of the PWM-IC chip.
C2,R1,D4For absorption transformer NpPeak voltage on winding, switching NMOS Q on PWM-IC chip1In time, the leakage inductance of the transformer generates peak voltage, thereby preventing the PWM-IC chip and the NMOS from being damaged due to overlarge peak voltage and reducing electromagnetic interference.
R13,C5For absorbing schottky diode D5Peak voltage on, high frequency switching Q of PWM-IC chip1The leakage inductance of the transformer generates peak voltage to prevent the Schottky diode D from being caused by excessive peak voltage5Damage, and reduction of electromagnetic interference.
Referring to fig. 4, fig. 4 is a schematic structural diagram of a second power module, the second power module including: a first output circuit and a second output circuit, wherein: the first output circuit is connected with the second output circuit, receives the second control signal and the first output voltage, and outputs the second output voltage; the first output circuit receives the third control signal and the first output voltage, and the second output circuit outputs the third output voltage. Two ways of controlling the relay closure by the first output circuit are described here:
mode one, when the first output circuit is closed for low level signal control, the first output circuit includes relay, first resistance, first electric capacity and first diode, wherein: the relay is respectively connected with the first resistor and the first diode, and the relay receives a second control signal; the first resistor is connected with the second output circuit and receives the first output voltage; the first diode is connected with the first capacitor; when the second control signal is at a low level, the absolute value of the second output voltage output by the first output circuit is greater than zero; when the second control signal is at a high level, the first output circuit outputs a second output voltage of zero.
Mode two, when first output circuit is high level signal control closed, first output circuit includes relay, first resistance, first electric capacity and first diode, wherein:
the relay is respectively connected with the first resistor, the first capacitor and the first diode, and the relay receives a second control signal; the first resistor is connected with the second output circuit and receives the first output voltage; the first diode is connected with the first capacitor; when the second control signal is at a high level, the absolute value of the second output voltage output by the first output circuit is greater than zero; when the second control signal is at a low level, the first output circuit outputs a second output voltage of zero.
For example, a specific application scenario of the second power module is given below, for the control of the second power module, the second power module controls to output the second output voltage according to the received first output voltage and the second control signal, and controls to output the third output voltage according to the received first output voltage and the third control signal, as shown in fig. 4, the second control signal is a Relay signal, and the third control signal is a Heart _ On signalControlling Relay K by Relay signal1And the Heart _ On signal controls the bidirectional thyristor TRAC1 to realize the output control of the second power supply module.
Wherein Relay signal controls Relay K1There are two ways:
the first method is as follows: the resistor R100, the diode D100 and the capacitor C100 form a Relay high-level closed driving circuit to control the output of the L _1 path.
The second method comprises the following steps: the resistor R101, the diode D101 and the capacitor C101 form a Relay low-level closed driving circuit to control the output of the L _1 path.
The Heart _ On signal controls the On-off of TRAC1 through an optical coupler PH100, and controls the output of the N _1 path.
In one possible example, the present invention provides a printer, as shown in fig. 5, the printer includes a power supply device, a printer control unit, and a printer heat pump unit, the power supply device is respectively connected to the printer control unit and the printer heat pump unit, the power supply device includes the same power supply device as described in any of the embodiments of the present invention, and will not be described herein, the printer control unit is configured to provide a control signal to the power supply device, and the printer heat pump unit is configured to receive an output voltage output by the power supply device;
for example, when the printer works, the printer control unit sends a Ctr control signal with a high level to a first power module in the power supply device, the first power module outputs two paths of voltages, one path of voltage is approximately 25V and is output to the printer control unit to enable the printer control unit to work normally, the other path of voltage is 25V and is output to a second power module, and the second power module determines power supply to the printer heat pump unit according to a Relay control signal and a Heart _ On control signal sent by the printer control unit to enable the printer heat pump unit to work normally; if the printer does not work after the preset time, the printer enters a sleep mode, the printer control unit sends a low-level Ctr control signal to a first power supply module in the power supply device, the first power supply module outputs two paths of voltage, one path of voltage is approximately 7V and is output to the printer control unit to supply low-consumption work of the printer control unit, the other path of voltage is 0V and is output to a second power supply module, the second power supply module does not supply power to the printer heat pump unit, the printer heat pump unit does not work, and the printer is in the sleep mode; if the printer needs to work, the printer control unit sends a high-level Ctr control signal to a first power supply module in the power supply device, and the like, so that two application modes of the printer are realized, and energy is saved.
It will be understood by those skilled in the art that all or part of the processes of the methods of the embodiments described above can be implemented by a computer program, which can be stored in a computer-readable storage medium, and can include the processes of the embodiments of the methods described above when the computer program is executed. And the aforementioned storage medium includes: a magnetic disk, an optical disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), or the like.
In the several embodiments provided in the present disclosure, it should be understood that the disclosed apparatus may be implemented in other manners. For example, the above-described embodiments of the apparatus are merely illustrative, and for example, the above-described circuit may be divided into only one type of logic function, and may be implemented in other ways, for example, multiple circuits or components may be combined or integrated into another system, or some features may be omitted, or not implemented. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or circuits, and may be in an electrical or other form.
The above description is only for the specific embodiments of the present invention, but the scope of the present invention is not limited thereto, and any person skilled in the art can easily think of various equivalent modifications or replacements within the technical scope of the present invention, and these modifications or replacements should be covered within the scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
It should be understood that, in various embodiments of the present invention, the sequence numbers of the above-mentioned processes do not mean the execution sequence, and the execution sequence of the processes should be determined by the functions and the inherent logic thereof, and should not constitute any limitation to the implementation process of the embodiments of the present invention. While the invention has been described herein in connection with various embodiments, other variations to the disclosed embodiments can be understood and effected by those skilled in the art in practicing the claimed invention.

Claims (12)

1. A power supply device, comprising: the power supply comprises a first power supply module and a second power supply module, wherein a first port of the first power supply module is used for receiving a first control signal, and a second port of the first power supply module is connected with a fifth port of the second power supply module and outputs a first output voltage;
the first port of the second power supply module is configured to output a second output voltage, the second port of the second power supply module is configured to output a third output voltage, the third port of the second power supply module is configured to receive a second control signal, the fourth port of the second power supply module is configured to receive a third control signal, and the fifth port of the second power supply module is configured to receive the first output voltage;
the second power supply module controls to output the second output voltage according to the first output voltage and the second control signal, and controls to output the third output voltage according to the first output voltage and the third control signal;
when the first control signal is at a high level, the first output voltage is a first voltage, and the absolute value of the difference between the second output voltage and the third output voltage is greater than zero; when the first control signal is at a low level, the first output voltage is zero, and the second output voltage and the third output voltage are zero.
2. The apparatus of claim 1, wherein the first power module comprises: the power supply circuit comprises a voltage output driving circuit, an output voltage adjusting circuit, a power supply circuit, a first output circuit, a chip, a first field effect transistor and a transformer, wherein the voltage output driving circuit, the output voltage adjusting circuit, the power supply circuit, the first output circuit, the chip, the first field effect transistor and the transformer are connected in series;
the power supply circuit is respectively connected with the chip, the source electrode of the first field effect transistor and the output voltage adjusting circuit;
the chip is respectively connected with the grid of the first field effect transistor and the output voltage adjusting circuit;
the transformer is respectively connected with the drain electrode of the first field effect transistor and the first output circuit;
the first output circuit is respectively connected with the output voltage adjusting circuit and the voltage output driving circuit; the first output circuit outputs the first output voltage;
the voltage output driving circuit receives the first control signal; the output voltage adjustment circuit receives the first control signal.
3. The apparatus of claim 2, wherein the first power module further comprises a third port, and the second port and the third port of the first power module are respectively connected to a control unit, wherein the control unit inputs the first control signal to the first port of the first power module.
4. The apparatus of claim 3, wherein a first node exists between the third port of the first power module and the first output circuit;
when the first control signal is at a high level, the voltage of the first node is a first voltage V1(ii) a The output voltage of the first output end of the first power supply module is a third voltage V3Wherein, the V1And said V3The absolute value of the difference of (a) is less than a threshold;
when the first control signal is at a low level, the voltage of the first node is a second voltage V2(ii) a The output voltage of the first output end of the first power supply module is 0, and the output voltage of the second output end of the first power supply module is a second voltage V2
5. The apparatus of claim 2, wherein the transformer comprises a primary winding, a secondary winding, and an auxiliary power winding, the primary winding of the transformer is connected to the drain of the first fet, the secondary winding of the transformer is connected to the first output circuit, and the auxiliary power winding of the transformer is connected to the power supply circuit.
6. The apparatus of claim 5, wherein the chip is connected to the gate of the first fet, and the chip is configured to provide a Pulse Width Modulation (PWM) signal to the gate of the first fet;
the number of turns of the primary winding of the transformer is NpSaid
Figure DEST_PATH_FDA0002254405380000021
Wherein:
Ton=Ts*D
Vin_minis the lowest voltage, T, of the input voltage of the first power supply modulesAnd D is the period of the PWM signal, the duty ratio of the PWM signal, Bac alternating magnetic flux is the product of saturated magnetic flux of a magnetic core of the transformer and the change rate of the alternating magnetic flux, Ae is the sectional area of the magnetic core of the transformer, and M is a preset multiple of the effective value of the input voltage of the first power supply module.
7. The apparatus of claim 3, wherein a first node exists between the third port of the first power module and the first output circuit, and wherein when the first control signal is high, the voltage of the first node is a first voltage V1(ii) a When the first control signal is at low level, the voltage of the first node is a second voltage V2
When the first voltage V is1Is greater than theA second voltage V2The number of turns of the secondary winding of the transformer is NsSaid
Figure DEST_PATH_FDA0002254405380000031
When the first voltage V is1Is less than or equal to the second voltage V2The number of turns of the secondary winding of the transformer is NsSaid
Figure DEST_PATH_FDA0002254405380000032
8. The apparatus of claim 3, wherein a first node exists between the third port of the first power module and the first output circuit, and wherein when the first control signal is high, the voltage of the first node is a first voltage V1(ii) a When the first control signal is at low level, the voltage of the first node is a second voltage V2
When the first voltage V is1Is greater than the second voltage V2The number of turns of the auxiliary power supply winding of the transformer is NaSaid
Figure DEST_PATH_FDA0002254405380000033
Wherein VicThe normal working voltage of the chip;
when the first voltage V is1Is less than or equal to the second voltage V2The number of turns of the auxiliary power supply winding of the transformer is NaSaid
Figure DEST_PATH_FDA0002254405380000034
Wherein VicIs the normal operating voltage of the chip.
9. The apparatus of claim 1, wherein the second power module comprises: a first output circuit and a second output circuit, wherein:
the first output circuit is connected with the second output circuit, receives the second control signal and the first output voltage, and outputs the second output voltage;
the first output circuit receives the third control signal and the first output voltage, and the second output circuit outputs the third output voltage.
10. The apparatus of claim 9, wherein the first output circuit comprises a relay, a first resistor, a first capacitor, and a first diode, wherein:
the relay is respectively connected with the first resistor and the first diode, and receives the second control signal; the first resistor is connected with the second output circuit, and the first resistor receives the first output voltage; the first diode is connected with the first capacitor, and the first capacitor is connected with the ground;
when the second control signal is at a low level, the absolute value of the second output voltage output by the first output circuit is greater than zero;
when the second control signal is at a high level, the first output circuit outputs the second output voltage as zero.
11. The apparatus of claim 9, wherein the first output circuit comprises a relay, a first resistor, a first capacitor, and a first diode, wherein:
the relay is respectively connected with the first resistor, the first capacitor and the first diode, and receives the second control signal; the first resistor is connected with the second output circuit, and the first resistor receives the first output voltage; the first diode is connected with the first capacitor, and the first capacitor is connected with the ground;
when the second control signal is at a high level, the absolute value of the second output voltage output by the first output circuit is greater than zero;
when the second control signal is at a low level, the first output circuit outputs the second output voltage as zero.
12. A printer comprising a power supply unit, a printer control unit and a printer heat pump unit, the power supply unit being connected to the printer control unit and the printer heat pump unit, respectively, the power supply unit comprising the power supply unit of any one of claims 1 to 11, the printer control unit being configured to provide a control signal to the power supply unit, and the printer heat pump unit being configured to receive an output voltage output by the power supply unit.
CN201920520156.0U 2019-04-16 2019-04-16 Power supply device and printer Active CN209980045U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201920520156.0U CN209980045U (en) 2019-04-16 2019-04-16 Power supply device and printer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201920520156.0U CN209980045U (en) 2019-04-16 2019-04-16 Power supply device and printer

Publications (1)

Publication Number Publication Date
CN209980045U true CN209980045U (en) 2020-01-21

Family

ID=69258074

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201920520156.0U Active CN209980045U (en) 2019-04-16 2019-04-16 Power supply device and printer

Country Status (1)

Country Link
CN (1) CN209980045U (en)

Similar Documents

Publication Publication Date Title
EP3338352B1 (en) Power converter with sleep/wake mode
US9906140B2 (en) Power supply circuit and power supply method for switching power supply
EP1675252B1 (en) PWM control apparatus having a standby mode
US7876587B2 (en) Method and apparatus providing a multi-function terminal for a power supply controller
US5459652A (en) Boot strap circuit for power up control of power supplies
JP5900607B2 (en) Switching power supply
CN103078478B (en) Controller for switching power supply and switching power supply
CN105684288B (en) Reduce the power consumption of synchronous rectifier controller
CN101207336B (en) Transistor driver circuit of power converter
CN103887984A (en) Isolating converter and switching power supply comprising same
KR101877371B1 (en) Apparatus and method for protecting supply modulator
JP2007020395A (en) Method and device for increasing power feeding capability of power supply
CN108649805B (en) High-power DC-DC power supply conversion circuit based on isolation and delay technology
TW200514340A (en) Switched-mode power supply
WO2005101624A1 (en) Pwm controller having a modulator for saving power and reducing acoustic noise
US10418910B2 (en) Isolated switch-mode power supply and control circuit and control method for isolated switch-mode power supply
MX2011007243A (en) Gate drive controller circuit with anti-saturation circuit and power up circuit therefor.
CN209980045U (en) Power supply device and printer
JP5631161B2 (en) Control circuit
CN212969107U (en) Vehicle-mounted charging circuit
KR102328416B1 (en) voltage absorption circuit
EP4300800A1 (en) Switching power supply protection circuit and power supply system
TWI785731B (en) Switching power supply and its control chip
RU2810265C2 (en) Ultra-low power source control circuit
CN208078891U (en) Small package fixes the high voltage startup control circuit of pin and applies its Switching Power Supply

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant