CN209971370U - 用于改善智能功率半导体模块产品翘曲的模具 - Google Patents
用于改善智能功率半导体模块产品翘曲的模具 Download PDFInfo
- Publication number
- CN209971370U CN209971370U CN201920439824.7U CN201920439824U CN209971370U CN 209971370 U CN209971370 U CN 209971370U CN 201920439824 U CN201920439824 U CN 201920439824U CN 209971370 U CN209971370 U CN 209971370U
- Authority
- CN
- China
- Prior art keywords
- groove
- mold
- power semiconductor
- semiconductor module
- spherical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Landscapes
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Moulds For Moulding Plastics Or The Like (AREA)
Abstract
Description
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201920439824.7U CN209971370U (zh) | 2019-04-01 | 2019-04-01 | 用于改善智能功率半导体模块产品翘曲的模具 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201920439824.7U CN209971370U (zh) | 2019-04-01 | 2019-04-01 | 用于改善智能功率半导体模块产品翘曲的模具 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN209971370U true CN209971370U (zh) | 2020-01-21 |
Family
ID=69256512
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201920439824.7U Active CN209971370U (zh) | 2019-04-01 | 2019-04-01 | 用于改善智能功率半导体模块产品翘曲的模具 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN209971370U (zh) |
-
2019
- 2019-04-01 CN CN201920439824.7U patent/CN209971370U/zh active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109849278A (zh) | 利用模具改善智能功率半导体模块产品翘曲的方法 | |
CN101375389B (zh) | 用于电路管芯的高热性能封装 | |
US5200366A (en) | Semiconductor device, its fabrication method and molding apparatus used therefor | |
US10937666B2 (en) | Method for manufacturing lead frame including electrode and hanger lead, method for manufacturing package having lead frame, and method for manufacturing light-emitting device having package | |
JPH1174296A (ja) | 半導体パッケージを製作する方法 | |
CN106847800A (zh) | Qfn表面贴装式rgb‑led封装模组及其制造方法 | |
CN210148600U (zh) | 改善智能功率半导体模块产品翘曲用模具 | |
CN207624677U (zh) | 陶瓷焊盘阵列外壳 | |
CN107275459B (zh) | 封装元件及其制造方法 | |
EP0307946B1 (en) | Method of manufacturing a resin insulated type semiconductor device | |
CN209971370U (zh) | 用于改善智能功率半导体模块产品翘曲的模具 | |
WO2022042353A1 (zh) | 框架的制造方法、模组的塑封方法及sip模组的制作方法 | |
CN108400218B (zh) | 一种基于csp型式的led封装方法 | |
CN110828432A (zh) | 功率半导体模块 | |
CN213617955U (zh) | 智能功率模块的模封模具下模、模封模具及智能功率模块 | |
CN215911397U (zh) | 包封针翅型功率模块的模具 | |
JPH02129951A (ja) | 半導体装置の製造方法 | |
JP3426574B2 (ja) | 表面実装部品及びその製造方法 | |
US8912051B1 (en) | Method for controlling molding compound geometry around a semiconductor die | |
CN114050139A (zh) | 双基岛双散热片双驱动芯片sop封装结构及其引脚框架 | |
EP3428962B1 (en) | Semiconductor device and method for manufacturing semiconductor device | |
CN109616424B (zh) | 一种注塑成型装置及封装结构 | |
CN1173399C (zh) | 具溢胶防止装置的半导体封装件 | |
CN107978530B (zh) | 一种减少ipm模块注塑溢料的方法和dbc基板 | |
US20030134452A1 (en) | Method for manufacturing semiconductor device packages |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20200115 Address after: 741000 Gansu province Tianshui District Shuangqiao Road No. 14 office building four layer B Patentee after: Tianshui Alex Hua Tian electronic group Limited by Share Ltd Address before: Suzhou City, Jiangsu province 215021 Suzhou Industrial Park Tong Road No. 1 Patentee before: Sun Yanquan |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20210219 Address after: No.8928, Shangji Road, caotan eco industrial park, Xi'an Economic and Technological Development Zone, Shaanxi Province, 710018 Patentee after: HUAYI MICROELECTRONICS Co.,Ltd. Address before: 741000 4th floor, end B, comprehensive office building, No.14 Shuangqiao Road, Qinzhou District, Tianshui City, Gansu Province Patentee before: TIANSHUI HUATIAN ELECTRONIC GROUP Co.,Ltd. |