CN209461003U - A kind of teaching experiment board - Google Patents
A kind of teaching experiment board Download PDFInfo
- Publication number
- CN209461003U CN209461003U CN201820070946.9U CN201820070946U CN209461003U CN 209461003 U CN209461003 U CN 209461003U CN 201820070946 U CN201820070946 U CN 201820070946U CN 209461003 U CN209461003 U CN 209461003U
- Authority
- CN
- China
- Prior art keywords
- teaching experiment
- fpga chip
- module
- memory
- experiment board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Instructional Devices (AREA)
Abstract
The utility model relates to a kind of teaching experiment boards, belong to embedded hardware technical field.The teaching experiment board includes: circuit board and the main control module, display module, memory module, clock module, level translator and the JTAG download interface that are installed on the circuit board.The main control module includes: fpga chip, and the display module, the memory module, the clock module and the level translator are connect with the fpga chip, and the level translator is also connect with the JTAG download interface.The field-programmable characteristic that the teaching experiment board makes full use of fpga chip to have carrys out the exploitation designed capacity of training student, with this come meet electronic technology type student from basic learning to practice exploitation the needs of;Meanwhile the connection of JTAG download interface and fpga chip is realized using level translator, it solves the problems, such as to convert between varying level, solves the problems, such as that JTAG download interface is easily damaged.
Description
Technical field
The utility model belongs to embedded hardware technical field, and in particular to a kind of teaching experiment board.
Background technique
Digital circuit experiment case used at present is completed to test based on basic digital integrated electronic circuit by conducting wire connection
The experiment of card property.Entire experimental box is made of devices such as power supply, charactron, red and green luminous diode, toggle switch, pulse inputs.
The experiment related generally to includes the logic function of TTL integrated logic gate and the logic function of parameter testing, CMOS integrated logic gate
It is integrated with parameter testing, the connection of integrated logic circuit and driving, the design of combinational logic circuit and test, Common combinations logic
Application, trigger and its application of circuit, the application of common sequential logic integrated circuit, pulsqe distributor and its application etc. survey
Examination.Power supply signal, pulse signal under teacher's guidance, by connecting wire, are input to collection after the completion of theory teaching by student
At circuit, functional authorization experiment is carried out.This kind of experimental box not can be carried out explorative electricity mainly to complete based on proving test
Road design be easy to cause conducting wire to lose and damage, in addition, being limited to the chip of chamber secondly, experiment is attached with conducting wire
Quantity is not able to satisfy the design that student carries out complex digital circuitry system, it is difficult to the exploitation designed capacity of training student.
Utility model content
In consideration of it, the purpose of this utility model is to provide a kind of teaching experiment board, to effectively improve the above problem.
The embodiments of the present invention are achieved in that
The utility model embodiment provides a kind of teaching experiment board, comprising: circuit board and is installed on the circuit board
Main control module, display module, memory module, clock module, level translator and JTAG download interface.The main control module
Include: fpga chip, the display module, the memory module, the clock module and the level translator with it is described
Fpga chip connection, the level translator are also connect with the JTAG download interface.
In the utility model optional embodiment, the memory module includes: first memory and second memory, institute
It states first memory and the second memory is connect with the fpga chip.
In the utility model optional embodiment, the teaching experiment board further include: be installed on the circuit board
RS485 interface, RS232 interface, USB interface and/or USB interface.
In the utility model optional embodiment, the teaching experiment board further include: be installed on the circuit board
Temperature sensor, the temperature sensor are connect with the fpga chip.
In the utility model optional embodiment, the teaching experiment board further include: be installed on the circuit board
Buzzer, the buzzer are connect with the fpga chip.
In the utility model optional embodiment, the display module includes: display screen and charactron, the display screen
It is connect with the fpga chip with charactron.
In the utility model optional embodiment, the teaching experiment board further include: be installed on the circuit board
Button assembly and toggle switch, the button assembly and the toggle switch are connect with the fpga chip.
In the utility model optional embodiment, the teaching experiment board further include: be installed on the circuit board
LED light group, the LED light group are connect with the fpga chip.
In the utility model optional embodiment, the level translator selection has ESD defencive function
TXB0108PWR chip.
In the utility model optional embodiment, the fpga chip uses EP4CE6F17C8 chip.
Teaching experiment board provided by the embodiment of the utility model, comprising: circuit board and the master being installed on the circuit board
Control module, display module, memory module, clock module, level translator and JTAG download interface.The main control module includes:
Fpga chip, the display module, the memory module, the clock module and the level translator with the FPGA core
Piece connection, the level translator are also connect with the JTAG download interface.The teaching experiment board makes full use of fpga chip to have
Standby field-programmable characteristic carrys out the exploitation designed capacity of training student, meets electronic technology type student from basic learning with this
To the demand of practice exploitation;Meanwhile the connection of JTAG download interface and fpga chip is realized using level translator, it solves
The problem of converting between varying level solves the problems, such as that JTAG download interface is easily damaged.In addition, the teaching experiment board also has
The advantages that standby of simple structure and low cost, adaptable.
Other feature and advantage of the utility model will illustrate in subsequent specification, also, partly from specification
It becomes apparent, or is understood and implementing the utility model embodiment.The purpose of this utility model and other advantages can
It is achieved and obtained by specifically noted structure in written specification, claims and attached drawing.
Detailed description of the invention
In order to illustrate the embodiment of the utility model or the technical proposal in the existing technology more clearly, below will be to embodiment
Needed in attached drawing be briefly described, it should be apparent that, the accompanying drawings in the following description is only the utility model
Some embodiments for those of ordinary skill in the art without creative efforts, can also be according to this
A little attached drawings obtain other attached drawings.By the way that shown in attached drawing, the above and other purpose, feature and advantage of the utility model will more
Clearly.Identical appended drawing reference indicates identical part in all the attached drawings.Do not drawn by actual size equal proportion scaling deliberately
Attached drawing processed, it is preferred that emphasis is show the purport of the utility model.
Fig. 1 shows a kind of structural schematic diagram of teaching experiment board provided by the embodiment of the utility model.
Fig. 2 shows a kind of module diagrams for teaching experiment board that the utility model first embodiment provides.
Fig. 3 shows a kind of module diagram of teaching experiment board of the utility model second embodiment offer.
Icon: 10- teaching experiment board;11- circuit board;12- main control module;13- display module;14- stores mould
Block;15- clock module;16- level translator;17-JTAG download interface;18- button assembly;19- toggle switch;
20-LED lamp group;21- temperature sensor;22-RS485 interface;23-RS232 interface;24-VGA interface;25- liquid crystal
Expansion interface;26-USB interface.
Specific embodiment
It is practical new below in conjunction with this to keep the objectives, technical solutions, and advantages of the embodiments of the present invention clearer
Attached drawing in type embodiment, the technical scheme in the utility model embodiment is clearly and completely described, it is clear that is retouched
The embodiment stated is the utility model a part of the embodiment, instead of all the embodiments.Usually here in attached drawing description and
The component of the utility model embodiment shown can be arranged and be designed with a variety of different configurations.
Therefore, requirement is not intended to limit to the detailed description of the embodiments of the present invention provided in the accompanying drawings below
The scope of the utility model of protection, but it is merely representative of the selected embodiment of the utility model.Based in the utility model
Embodiment, every other embodiment obtained by those of ordinary skill in the art without making creative efforts, all
Belong to the range of the utility model protection.
It should also be noted that similar label and letter indicate similar terms in following attached drawing, therefore, once a certain Xiang Yi
It is defined in a attached drawing, does not then need that it is further defined and explained in subsequent attached drawing.
In the description of the present invention, it should be noted that term " center ", "upper", "lower", "left", "right",
The orientation or positional relationship of the instructions such as "inner", "outside" is to be based on the orientation or positional relationship shown in the drawings or this is practical new
Type product using when the orientation or positional relationship usually put, be merely for convenience of describing the present invention and simplifying the description, and
It is not that the device of indication or suggestion meaning or element must have a particular orientation, be constructed and operated in a specific orientation, therefore
It should not be understood as limiting the present invention.In addition, term " first ", " second ", " third " etc. are only used for distinguishing description, and
It cannot be understood as indicating or implying relative importance.
In the description of the present invention, it should also be noted that, unless otherwise clearly defined and limited, term " is set
Set ", " installation ", " connected ", " connection " shall be understood in a broad sense, for example, it may be being fixedly connected, may be a detachable connection,
Or it is integrally connected;It is also possible to be electrically connected;It can be directly connected, can also can be indirectly connected through an intermediary
Connection inside two elements.For the ordinary skill in the art, above-mentioned term can be understood at this with concrete condition
Concrete meaning in utility model.
The FPGA development board occurred on the market at present, due to often pursuing function using the engineer application for meeting client as demand
Can be complete, various devices are packed together, increase cost, but most function takes less than, and results in waste of resources, no
Suitable school largely purchases.In addition, this kind of FPGA development board is in actual use, download interface circuit is be easy to cause to damage
Evil is not suitable for student and largely uses repeatedly very much.In consideration of it, need a kind of FPGA development board designed for teaching demand come
Solve drawbacks described above.
For defect present in above scheme, be inventor being obtained after practicing and carefully studying as a result,
Therefore, the discovery procedure of the above problem and the solution party that hereinafter the utility model embodiment is proposed regarding to the issue above
Case all should be the contribution that inventor makes the utility model during the utility model.
First embodiment
In view of the defect of existing FPGA development board, the utility model embodiment provides a kind of teaching experiment board 10, such as Fig. 1
It is shown.The teaching experiment board 10 includes: circuit board 11 and the main control module 12, the display module that are installed on the circuit board 11
13, memory module 14, clock module 15, level translator 16 and JTAG download interface 17.
The circuit board 11 for install fixed main control module 12, display module 13, memory module 14, clock module 15,
The devices such as level translator 16, JTAG download interface 17, to realize the electrical connection between each device.As a kind of optional implementation
Mode, the main control module 12, display module 13, memory module 14, clock module 15, level translator 16, JTAG download interface
17 are mounted on the same side of the circuit board 11, for example, positive.
Wherein it is possible to understand, the material of above-mentioned circuit board 11 can there are many, for example, it may be ceramic substrate,
Be also possible to aluminum substrate, can also be copper coated foil plate etc..
Maincenter of the main control module 12 as entire teaching experiment board 10 is used for and such as display module 13, storage mould
The devices such as block 14, clock module 15, level translator 16 are connected, with complete such as display module 13, memory module 14, when
The manipulation of the devices such as clock module 15, level translator 16.For example, the main control module 12 calling is deposited after teaching experiment board 10 powers on
The program being stored in memory module 14 executes such as test of gate circuit logic function, the verifying of two or four decoders, binary counting
The tests such as device test.In another example completing the operations such as the program update to teaching experiment board 10 by JTAG download interface 17.
Wherein, the main control module 12 can be a kind of IC chip, the processing capacity with signal.Above-mentioned master
Control module 12 can be at general processor, including central processing unit (Central Processing Unit, CPU), network
Manage device (Network Processor, NP) etc.;It can also be digital signal processor (Digital Signal
Processing, DSP), it is specific integrated circuit (Application Specific Integrated Circuit, ASIC), existing
At programmable gate array (FieldProgrammable Gate Array, FPGA) or other programmable logic device, discrete
Door or transistor logic, discrete hardware components.General processor can be microprocessor or the main control module 12
It can be any conventional processor etc..In this present embodiment, it is preferable that the main control module 12 is special using having field-programmable
Property fpga chip (for example, select Altera public affairs production Cyclone series forth generation product E P4CE6F17C8 chip) work
For the core devices of the main control module 12, since FPGA is to realize the control to each function element by hardware controls function,
Reaction speed is faster, reliability is higher, stability is more preferable.Furthermore, it is possible to using the complex programmable logic for having similar functions
Device (Complex Programmable Logic Device, CPLD) replaces the fpga chip.
The clock module 15 is used to indicate the time, which connect with FPGA, is realized by controlling the FPGA
Control to clock module 15, to realize the setting to the time, real-time update, it is ensured that consistent with the standard time.Wherein, the clock
Module 15 can be using DS1302 chip.
The display module 13 is for showing the data such as test result, time, in the present embodiment, the display module 13 packet
It includes: display screen and charactron.The display screen and charactron are connect with the fpga chip.Wherein, which can be
The display component that test board on the market is often used at present, for example, it may be 1602/12864 liquid crystal display.The charactron with
The connection type of fpga chip can be the connection using common-anode, be also possible to the connection using common cathode.Wherein, common-anode
Connection refers to that the anode of eight light emitting diodes of charactron all connects together, and commoncathode refers to that eight of charactron shine
The cathode of diode all connects together.
The memory module 14 is for storing the information such as procedure, data.In the present embodiment, optionally, the memory module 14
It include: first memory and second memory, the first memory and the second memory connect with the fpga chip
It connects.
Wherein, the first memory is for storing program, so that fpga chip calling is stored in first memory
Program executes the tests such as the test of gate circuit logic function, the verifying of two or four decoders, binary counter test.Above-mentioned
One memory can be a kind of IC chip, have storage capacity.Above-mentioned first memory may be, but not limited to, with
Machine accesses memory (Random Access Memory, RAM), and read-only memory (Read Only Memory, ROM) can be compiled
Journey read-only memory (Programmable Read-Only Memory, PROM), erasable read-only memory (Erasable
Programmable Read-Only Memory, EPROM), electricallyerasable ROM (EEROM) (Electric Erasable
Programmable Read-Only Memory, EEPROM), flash memory (Flash Memory) etc..In the present embodiment, preferably
Ground, which is SDRAM, for example, selecting the SDRAM of H57V2562GTR-75C model.
The second memory is for storing the data such as temperature information.The second memory can be a kind of integrated electricity
Road chip has storage capacity.Above-mentioned second memory may be, but not limited to, random access memory (Random
Access Memory, RAM), read-only memory (Read Only Memory, ROM), programmable read only memory
(Programmable Read-Only Memory, PROM), erasable read-only memory (Erasable Programmable
Read-Only Memory, EPROM), electricallyerasable ROM (EEROM) (Electric Erasable Programmable
Read-Only Memory, EEPROM), flash memory (Flash Memory) etc..In the present embodiment, it is preferable that second storage
Device is EEPROM, for example, selecting the EEPROM of 24LC04 model.
The level translator 16 is for solving the problems, such as that input/output logic is uncoordinated, for example, working as the number of 1.8V
Circuit, when the analog circuit of 3.3V is communicated, needs to solve the transfer problem of two kinds of level first, at this moment just needs with work
Want level translator 16.The JTAG download interface 17 is connect by level translator 16 with fpga chip, with this come solve to input/
The uncoordinated problem of logic is exported, and then solves the problems, such as that JTAG download interface 17 is easily damaged.In the present embodiment, preferably
Ground, the level translator 16 are 8 bi-directional voltage level translators for having ESD defencive function, for example, selecting TXB0108PWR
The level translator of model.It the advantage is that when there is hot plug, input voltage zero, export into high-impedance state, avoid anti-
Damage to electric current to JTAG download interface 17, thus effective protection JTAG download interface 17.
In addition, as another optional embodiment, the teaching experiment board 10 further include: be installed on the circuit board 11
On button assembly 18, toggle switch 19, LED light group 20, temperature sensor 21, RS485 interface 22, RS232 interface 23, VGA
The components such as interface 24, liquid crystal expansion interface 25 and/or USB interface 26, to meet more extension demands.
Above-mentioned button assembly 18, toggle switch 19, LED light group 20, temperature sensor 21, RS485 interface 22, RS232
Interface 23, USB interface 24, liquid crystal expansion interface 25 and/or USB interface 26 are connect with fpga chip.
The temperature sensor 21 is used for the temperature information of the current teaching experiment board 10 of real-time detection, and the temperature letter that will test
Breath is sent to fpga chip, as an alternative embodiment, the temperature sensor 21 selects the chip of DS18B20 series.
Wherein, it needs, above-mentioned LED light group 20 includes multiple LED light, for example, can be shown using LED light
Power supply, the port voltage including 5V power supply and 3.3V, and downloading indicator light.Charactron can also be realized using 8 LED light
With the common-anode or commoncathode of FPGA.
Wherein, it should be noted that structure shown in Fig. 3 is only to illustrate, and teaching experiment board 10 may also include than institute in Fig. 3
Show more perhaps less component or with the configuration different from shown in Fig. 3.
In conclusion the utility model embodiment provides a kind of teaching experiment board, the teaching experiment board is real for tradition
The shortcomings that tryoff and on the market FPGA development board, efficiently solves the problems, such as that the use of conducting wire, number of chips are limited, it is multiple not can be carried out
Miscellaneous Design of Digital Circuit, use cost height etc., to meet electronic technology type student from basic learning to practicing exploitation demand.The religion
Learn main control module, display module, memory module, clock module, level that experimental plate includes: circuit board and is installed on circuit board
Converter, JTAG download interface, button assembly, toggle switch, LED light group, temperature sensor, RS485 interface, RS232 connect
The components such as mouth, USB interface, liquid crystal expansion interface and/or USB interface, to meet electronic technology type student from basic learning to reality
Trample exploitation demand.The exploitation that the field-programmable characteristic that the teaching experiment board makes full use of fpga chip to have carrys out training student is set
Meter ability, with this come meet electronic technology type student from basic learning to practice exploitation the needs of;Meanwhile using level translator
It realizes the connection of JTAG download interface and fpga chip, solves the problems, such as to convert between varying level, solve JTAG
The problem of download interface is easily damaged.In addition, the teaching experiment board be also equipped with it is of simple structure and low cost, adaptable etc. excellent
Point.
The above descriptions are merely preferred embodiments of the present invention, is not intended to limit the utility model, for this
For the technical staff in field, various modifications and changes may be made to the present invention.It is all in the spirit and principles of the utility model
Within, any modification, equivalent replacement, improvement and so on should be included within the scope of protection of this utility model.
Claims (10)
1. a kind of teaching experiment board characterized by comprising circuit board and the main control module being installed on the circuit board are shown
Show module, memory module, clock module, level translator and JTAG download interface;The main control module includes: fpga chip,
The display module, the memory module, the clock module and the level translator are connect with the fpga chip, institute
Level translator is stated also to connect with the JTAG download interface.
2. teaching experiment board according to claim 1, which is characterized in that the memory module include: first memory and
Second memory, the first memory and the second memory are connect with the fpga chip.
3. teaching experiment board according to claim 1, which is characterized in that the teaching experiment board further include: be installed on institute
State RS485 interface, RS232 interface, USB interface and/or the USB interface on circuit board.
4. teaching experiment board according to claim 1, which is characterized in that the teaching experiment board further include: be installed on institute
The temperature sensor on circuit board is stated, the temperature sensor is connect with the fpga chip.
5. teaching experiment board according to claim 1, which is characterized in that the teaching experiment board further include: be installed on institute
The buzzer on circuit board is stated, the buzzer is connect with the fpga chip.
6. teaching experiment board according to claim 1, which is characterized in that the display module includes: display screen and number
Pipe, the display screen and charactron are connect with the fpga chip.
7. teaching experiment board according to claim 1, which is characterized in that the teaching experiment board further include: be installed on institute
The button assembly and toggle switch on circuit board are stated, the button assembly and the toggle switch connect with the fpga chip
It connects.
8. teaching experiment board according to claim 1, which is characterized in that the teaching experiment board further include: be installed on institute
The LED light group on circuit board is stated, the LED light group is connect with the fpga chip.
9. teaching experiment board according to any one of claims 1 to 8, which is characterized in that the level translator is selected
The TXB0108PWR chip for having ESD defencive function.
10. teaching experiment board according to any one of claims 1 to 8, which is characterized in that the fpga chip uses
EP4CE6F17C8 chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201820070946.9U CN209461003U (en) | 2018-01-16 | 2018-01-16 | A kind of teaching experiment board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201820070946.9U CN209461003U (en) | 2018-01-16 | 2018-01-16 | A kind of teaching experiment board |
Publications (1)
Publication Number | Publication Date |
---|---|
CN209461003U true CN209461003U (en) | 2019-10-01 |
Family
ID=68034905
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201820070946.9U Expired - Fee Related CN209461003U (en) | 2018-01-16 | 2018-01-16 | A kind of teaching experiment board |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN209461003U (en) |
-
2018
- 2018-01-16 CN CN201820070946.9U patent/CN209461003U/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105510763B (en) | Ic pin test device | |
CA2472548C (en) | Solar panel having visual indicator | |
CN206696365U (en) | Intelligent cable correcting line machine | |
CN106526457A (en) | Circuit board detection instrument and system | |
CN104900121B (en) | A kind of Digital Electronics Experiment system and method based on intelligent Evaluation | |
CN209446697U (en) | The ageing tester of module product | |
CN209461003U (en) | A kind of teaching experiment board | |
CN103065529B (en) | Circuit dynamic reorganization EDA comprehensive experimental system | |
CN2685886Y (en) | Digital universal tester | |
CN107884653B (en) | Electricity inspection equipment for extensible module | |
CN207780112U (en) | A kind of artificial intelligence electric energy meter for simulating field failure | |
CN102298955B (en) | Alarm sound chip, internal circuit and application circuit thereof | |
CN206363452U (en) | A kind of separating type radio-frequency intellectual water meter | |
CN206378967U (en) | Aged health monitoring system and network system | |
CN208367625U (en) | SMBus bus-based electric quantity state display module | |
CN109270393A (en) | A kind of pulse wire | |
CN108279361A (en) | A kind of test method and test circuit of the charging port of intelligent terminal | |
CN205910309U (en) | Intelligence digital chip detector | |
CN208092159U (en) | A kind of exclusion quality detection device | |
CN106840275A (en) | A kind of separating type radio-frequency intellectual water meter | |
CN205301522U (en) | Digit NULL tester | |
CN209388291U (en) | A kind of serial port switching device on 8 × 12 tunnels | |
CN2054538U (en) | Fast-speed wire-checking unit | |
CN207008015U (en) | A kind of SCM Based intelligent signal analysis system | |
CN206906538U (en) | A kind of test device of On-off signal output board card |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20191001 Termination date: 20210116 |