CN209168103U - A kind of Communication processing central processing unit based on PowerPC architecture processor - Google Patents
A kind of Communication processing central processing unit based on PowerPC architecture processor Download PDFInfo
- Publication number
- CN209168103U CN209168103U CN201920053906.8U CN201920053906U CN209168103U CN 209168103 U CN209168103 U CN 209168103U CN 201920053906 U CN201920053906 U CN 201920053906U CN 209168103 U CN209168103 U CN 209168103U
- Authority
- CN
- China
- Prior art keywords
- central processing
- processing unit
- bus
- processor
- secondary processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Power Sources (AREA)
Abstract
The utility model discloses a kind of Communication processing central processing units based on PowerPC architecture processor, including mainboard, central processing unit, secondary processor, Bussing connector, SRIO bus and PCIE bus, the central processing unit, secondary processor, Bussing connector integrates on the main board, the central processing unit is equipped with communication interface, SRIO bus and PCIE bus, the central processing unit is attached with the secondary processor by data line, the SRIO bus and PCIE bus of the central processing unit are connected to peripheral high-speed equipment by Bussing connector, the secondary processor is equipped with bus extension mouth and GPIO extends mouth, mouth is extended by bus extension mouth and GPIO in the secondary processor and is connected to the Bussing connector, it is described Bussing connector is connected to peripheral high-speed equipment.The utility model efficiency of transmission is higher, and confidentiality is higher.
Description
Technical field
The utility model relates to Communication Control technical field more particularly to a kind of leading to based on PowerPC architecture processor
News processing central processing unit.
Background technique
COM Express is the central processing unit (CPU) standard that the electrical association of International Industry (PICMG) defines, by several big
A kind of central processing unit (CPU) standard that embedded industrial computer manufacturer formulates jointly is a kind of highly integrated veneer meter
Calculation machine is suitable for the single board computer in standard because of structure particularly suitable for executing customized industrial computer solution
Or used due to shortage scalability and when being not suitable for, it is a standard based on completely new high-speed computer interface, supports PCI
Express, serial ATA, gigabit network interface and USB3.0.
There are some disadvantages for COM Express central processing unit, if electrifying timing sequence is more complicated, central processing unit area size
Larger, back-plane design is complicated, and design efficiency is low.Bus definition meets COM Express standard, and confidentiality is low.
Utility model content
(1) the technical issues of solving
In view of the deficiencies of the prior art, the utility model provides a kind of mailing address based on PowerPC architecture processor
Central processing unit is managed, it is larger to solve existing central processing unit area size, and back-plane design is complicated, and design efficiency is low to ask
Topic.
(2) technical solution
To achieve the above object, the utility model provides the following technical solutions: a kind of based on PowerPC architecture processor
Communication processing central processing unit, including mainboard, central processing unit, secondary processor, Bussing connector, SRIO bus and PCIE
Bus, the central processing unit, secondary processor, Bussing connector integrate on the main board, on the central processing unit
Equipped with communication interface, SRIO bus and PCIE bus, the central processing unit and the secondary processor by data line into
Row connection, the SRIO bus and PCIE bus of the central processing unit are connected to peripheral high-speed equipment by Bussing connector,
The secondary processor is equipped with bus extension mouth and GPIO and extends mouth, in the secondary processor by bus extension mouth and
GPIO extension mouth is connected to the Bussing connector, and the Bussing connector is connected to peripheral high-speed equipment.
Preferably, the communication interface on the central processing unit includes serial ports and USB interface.
Preferably, using Power PC Processor as main control platform, the secondary processor uses the central processing unit
CPLD logical device is as assistance platform.
Preferably, the Bussing connector uses high speed connector QTH-060-01-L-D-A or QTH-040-01-L-D-
The transmission rate of DP-A, the high speed connector QTH-060-01-L-D-A or QTH-040-01-L-D-DP-A are greater than 19Gbps.
Preferably, the size of the mainboard is 90mm x 70mm.
Preferably, the mainboard is equipped with power circuit, the power circuit and the central processing unit, secondary processor
It is connected by conducting wire, the power circuit is the central processing unit, secondary processor power supply.
(3) beneficial effect
The utility model provides a kind of Communication processing central processing unit based on PowerPC architecture processor, has
Below the utility model has the advantages that it is master cpu platform that the utility model, which selects Power PC Processor P2020, make in conjunction with CPLD logical device
For secondary processor, the interaction with peripheral high-speed equipment is realized using a variety of buses, to reach to a variety of electrical load interfaces
Control.Central processing unit draws a large amount of buses of computer system and communication interface by customized Bussing connector, can be with
It by the various peripheral hardwares of backplane extension, can be used by the power supply of simple bottom plate, while central processing unit provides a middle isotactic
The CPLD and a large amount of IO of extraction of mould, it may be convenient to design customized I O function, using flexible.The central processing unit having a size of
90mm x 70mm, lesser area size realize central processing unit function, and central processing unit is designed using high density layouts, main
Function is wanted to be realized by central processing unit, back-plane design is simple, and applicability is stronger, powers using single supply, and use is simpler.Always
Line interface be it is customized, confidentiality is stronger.Bussing connector uses high speed connector simultaneously, provides higher high speed transmission of signals
Quality.
Detailed description of the invention
Fig. 1 is the structural schematic diagram of the utility model.
In figure: 1, central processing unit;2, secondary processor;3, communication interface;4, PCIE bus;5, SRIO bus;6, total
Wiring connector;7, peripheral high-speed equipment;8, bus extension mouth;9, GPIO extends mouth;10, serial ports;11, USB interface;12, power supply
Circuit.
Specific embodiment
The following will be combined with the drawings in the embodiments of the present invention, carries out the technical scheme in the embodiment of the utility model
Clearly and completely describe, it is clear that the described embodiments are only a part of the embodiments of the utility model, rather than whole
Embodiment.Based on the embodiments of the present invention, those of ordinary skill in the art are without making creative work
Every other embodiment obtained, fall within the protection scope of the utility model.
As shown in Figure 1, it is proposed that following embodiments: a kind of Communication processing centre based on PowerPC architecture processor
Device, including mainboard are managed, central processing unit 1, secondary processor 2, Bussing connector 6, SRIO bus 5 and PCIE bus 4 are described
Central processing unit 1, secondary processor 2, Bussing connector 6 integrate on the main board, and the central processing unit 1 is equipped with logical
Communication interface 3, SRIO bus 5 and PCIE bus 4, the central processing unit 1 are carried out with the secondary processor 2 by data line
Connection, the SRIO bus 5 and PCIE bus 4 of the central processing unit 1 are connected to peripheral high-speed equipment by Bussing connector 6
7, the secondary processor 2 is equipped with bus extension mouth 8 and GPIO extends mouth 9, passes through bus extension in the secondary processor 2
Mouth 8 and GPIO extension mouth 9 is connected to the Bussing connector 6, and the Bussing connector 6 is connected to peripheral high-speed equipment 7.
In the present embodiment, the communication interface 3 on the central processing unit 1 includes serial ports 10 and usb 11.
In the present embodiment, the central processing unit 1 using Power PC Processor as main control platform, at the auxiliary
Device 2 is managed using CPLD logical device as assistance platform.The Bussing connector 6 uses high speed connector QTH-060-01-L-
D-A or QTH-040-01-L-D-DP-A, the high speed connector QTH-060-01-L-D-A or QTH-040-01-L-D-DP-A
Transmission rate be greater than 19Gbps.
In the present embodiment, the size of the mainboard is 90mm x 70mm.
In the present embodiment, the mainboard is equipped with power circuit 12, the power circuit 12 and the central processing unit
1, secondary processor 2 is connected by conducting wire, and the power circuit 12 is the central processing unit 1, the power supply of secondary processor 2.
In Fig. 1, it is master cpu platform that the utility model, which selects Power PC Processor P2020, in conjunction with CPLD logic device
Part realizes the interaction with peripheral high-speed equipment as secondary processor, using a variety of buses, to reach to a variety of electrical loads
The control of interface.Central processing unit draws a large amount of buses of computer system and communication interface by customized Bussing connector
3, it can be used by the power supply of simple bottom plate, while central processing unit 1 provides one by the various peripheral hardwares of backplane extension
The medium scale CPLD and a large amount of IO of extraction, it may be convenient to design customized I O function, using flexible.The central processing unit
1 having a size of 90mm x 70mm, and lesser area size realizes central processing unit function, and central processing unit 1 uses high density layouts
Design, major function are realized that back-plane design is simple, and applicability is stronger by central processing unit 1, are powered using single supply, are used
It is simpler.Bus interface be it is customized, confidentiality is stronger.Bussing connector uses high speed connector simultaneously, provides higher height
Fast signal transmission quality.
It should be noted that, in this document, relational terms such as first and second and the like are used merely to a reality
Body or operation are distinguished with another entity or operation, are deposited without necessarily requiring or implying between these entities or operation
In any actual relationship or order or sequence.Moreover, the terms "include", "comprise" or its any other variant are intended to
Non-exclusive inclusion, so that the process, method, article or equipment including a series of elements is not only wanted including those
Element, but also including other elements that are not explicitly listed, or further include for this process, method, article or equipment
Intrinsic element.In the absence of more restrictions, the element limited by sentence "including a ...", it is not excluded that
There is also other identical elements in process, method, article or equipment including the element.
While there has been shown and described that the embodiments of the present invention, for the ordinary skill in the art,
It is understood that these embodiments can be carried out with a variety of variations in the case where not departing from the principles of the present invention and spirit, repaired
Change, replacement and variant, the scope of the utility model is defined by the appended claims and the equivalents thereof.
Claims (6)
1. a kind of Communication processing central processing unit based on PowerPC architecture processor, it is characterised in that: including mainboard, center
Processor (1), secondary processor (2), Bussing connector (6), SRIO bus (5) and PCIE bus (4), the central processing
Device (1), secondary processor (2), Bussing connector (6) integrate on the main board, and the central processing unit (1) is equipped with logical
Communication interface (3), SRIO bus (5) and PCIE bus (4), the central processing unit (1) pass through with the secondary processor (2)
Data line is attached, and the SRIO bus (5) and PCIE bus (4) of the central processing unit (1) pass through Bussing connector (6)
It is connected to peripheral high-speed equipment (7), the secondary processor (2) is equipped with bus extension mouth (8) and GPIO extension mouth (9), institute
It states and is connected to the Bussing connector (6) on secondary processor (2) by bus extension mouth (8) and GPIO extension mouth (9), it is described
Bussing connector (6) is connected to peripheral high-speed equipment (7).
2. a kind of Communication processing central processing unit based on PowerPC architecture processor according to claim 1, feature
Be: the communication interface (3) on the central processing unit (1) includes serial ports (10) and USB interface (11).
3. a kind of Communication processing central processing unit based on PowerPC architecture processor according to claim 1, feature
Be: for the central processing unit (1) using Power PC Processor as main control platform, the secondary processor (2) uses CPLD
Logical device is as assistance platform.
4. a kind of Communication processing central processing unit based on PowerPC architecture processor according to claim 1, feature
Be: the Bussing connector (6) uses high speed connector QTH-060-01-L-D-A or QTH-040-01-L-D-DP-A, institute
The transmission rate for stating high speed connector QTH-060-01-L-D-A or QTH-040-01-L-D-DP-A is greater than 19Gbps.
5. a kind of Communication processing central processing unit based on PowerPC architecture processor according to claim 1, feature
Be: the size of the mainboard is 90mm x 70mm.
6. a kind of Communication processing central processing unit based on PowerPC architecture processor according to claim 1, feature
Be: the mainboard is equipped with power circuit (12), the power circuit (12) and the central processing unit (1), aid in treatment
Device (2) is connected by conducting wire, and the power circuit (12) is the central processing unit (1), secondary processor (2) is powered.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201920053906.8U CN209168103U (en) | 2019-01-12 | 2019-01-12 | A kind of Communication processing central processing unit based on PowerPC architecture processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201920053906.8U CN209168103U (en) | 2019-01-12 | 2019-01-12 | A kind of Communication processing central processing unit based on PowerPC architecture processor |
Publications (1)
Publication Number | Publication Date |
---|---|
CN209168103U true CN209168103U (en) | 2019-07-26 |
Family
ID=67328277
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201920053906.8U Active CN209168103U (en) | 2019-01-12 | 2019-01-12 | A kind of Communication processing central processing unit based on PowerPC architecture processor |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN209168103U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110765056A (en) * | 2019-10-29 | 2020-02-07 | 江苏微锐超算科技有限公司 | Processor architecture and processor |
-
2019
- 2019-01-12 CN CN201920053906.8U patent/CN209168103U/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110765056A (en) * | 2019-10-29 | 2020-02-07 | 江苏微锐超算科技有限公司 | Processor architecture and processor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN205193795U (en) | Multi -functional interface system of extensible | |
CN205959137U (en) | Big data service ware mainboard based on explain 1610 majestic treaters | |
CN109032989A (en) | A kind of server master board framework based on Shen prestige processor and bridge piece | |
CN209044488U (en) | A kind of super fusion calculation platform that can configure based on VPX framework | |
CN209168103U (en) | A kind of Communication processing central processing unit based on PowerPC architecture processor | |
CN205450908U (en) | Common type rack -mounted server based on godson 3A 2000 | |
CN108009115A (en) | A kind of binode server board with clock redundancy feature | |
CN201805442U (en) | Management main board with high management characteristic | |
CN208335694U (en) | A kind of advertisement mainboard having a variety of display interfaces | |
CN205016791U (en) | USBType -C connector module | |
CN204374865U (en) | Reinforce server | |
CN203759602U (en) | Nest plate-based CPCI (Compact Peripheral Component Interconnect) industrial control computer mainboard | |
CN202720546U (en) | Mainboard used inside portable communication device | |
WO2023272989A1 (en) | Bandwidth allocation method for ocp network card, and related apparatus | |
CN205809774U (en) | A kind of server and the server master board of inside thereof | |
CN108628793A (en) | SPI communication circuit and method | |
CN205229898U (en) | Embedded computer serial ports mainboard | |
CN2641857Y (en) | Single board on-position indication circuit | |
CN209728624U (en) | A kind of domestic server master board based on 1621 chip of Shen prestige | |
CN208126383U (en) | A kind of COMe module based on PowerPC T2080 | |
CN110765056A (en) | Processor architecture and processor | |
CN201489417U (en) | Embedded standard industrial computer carrier plate based on COM-Express | |
CN210627184U (en) | Four-way USB video data processing circuit | |
CN201185009Y (en) | Multi-serial port equipment with six serial ports | |
CN105573868A (en) | Method for supporting non-stop online replacement of computing nodes by high-end host |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |