CN208819065U - It is a kind of to realize the AD-DA module for turning multichannel all the way based on FPGA - Google Patents
It is a kind of to realize the AD-DA module for turning multichannel all the way based on FPGA Download PDFInfo
- Publication number
- CN208819065U CN208819065U CN201821997136.4U CN201821997136U CN208819065U CN 208819065 U CN208819065 U CN 208819065U CN 201821997136 U CN201821997136 U CN 201821997136U CN 208819065 U CN208819065 U CN 208819065U
- Authority
- CN
- China
- Prior art keywords
- module
- fpga
- input terminal
- output end
- inf
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000006243 chemical reaction Methods 0.000 claims abstract description 29
- 238000012545 processing Methods 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 235000013399 edible fruits Nutrition 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Landscapes
- Logic Circuits (AREA)
Abstract
The utility model discloses a kind of AD-DA modules for turning multichannel all the way based on FPGA realization, including AD conversion chip, FPGA and several DA conversion chips, the output end of the AD conversion chip connects the input terminal of the FPGA, and the output end of FPGA is separately connected each DA conversion chip input terminal.It include AD_inf module, VFIFO module, several algoritic modules and several DA_inf modules inside the FPGA, the output end of the AD conversion chip connects the input terminal of the AD_inf module, the input terminal of the output end connection VFIFO module of the AD_inf module, the input terminal of each algoritic module is all connected with the output end of VFIFO module, the output end of each algoritic module connects a DA_inf module input, and DA_inf module output end connects a DA conversion chip input terminal.Realize the AD-DA conversion for turning multichannel all the way.
Description
Technical field
It is the utility model relates to AD-DA switch technology field, in particular to a kind of that multichannel is turned based on FPGA realization all the way
AD-DA module.
Background technique
Currently, to the external AWG instrument for generally using finished product when testing the board for having multi-channel A/D channel, and with
Port number increases, and the instrument quantity needed increases, and the AWG instrument price of general finished product is expensive；And in measurement AD signal quality
When, it is inserted into algorithm when needing, signal is handled with verification algorithm processing result.It is low with working efficiency, at high cost
The shortcomings that.
Utility model content
Multi-channel A/D-DA mould is turned based on FPGA realization all the way in order to solve the above technical problems, the utility model proposes one kind
Block builds AD and D/A module inside FPGA, is connected with external A/D chip with DA chip by FPGA and builds access, utilizes
To realize, AD signal inputs the restructural and programmability of FPGA all the way, the output of multichannel DA signal.
Using following technical scheme:
Including AD conversion chip, FPGA and several DA conversion chips, described in the output end connection of the AD conversion chip
The input terminal of FPGA, the output end of FPGA are separately connected each DA conversion chip input terminal.
It include AD_inf module, VFIFO module, several algoritic modules and several DA_inf modules, institute inside the FPGA
The output end for stating AD conversion chip connects the input terminal of the AD_inf module, the output end connection of the AD_inf module
The input terminal of VFIFO module, the input terminal of each algoritic module are all connected with the output end of VFIFO module, each algorithm mould
The output end of block connects a DA_inf module input, and DA_inf module output end connects a DA conversion chip
Input terminal.
The input terminal of the AD conversion chip connects AWG instrument.
The DA conversion chip output end connects oscillograph.
The beneficial effects of the utility model are:
The utility model utilizes the restructural and programmability of FPGA, and AD input module and more is built inside FPGA
A DA output module is connect with an external A/D chip, multiple DA chips by FPGA and builds access.To realize AD letter all the way
Number input, the output that alternative pair of signal of multichannel is handled.The utility model is suitable for information control center, calling
The institutes such as the heart, security/financial transaction system, bank data centers, industrial control condition, teaching environment, test center, automotive electronics
Some need turns all the way in the AD-DA environment of multichannel.
Detailed description of the invention
The electrical block diagram of Fig. 1 the utility model
Specific embodiment
The utility model is described further with reference to the accompanying drawings and detailed description.
It is a kind of to realize the AD-DA module for turning multichannel all the way based on FPGA, as shown in Figure 1, to realize one based on fpga chip
Road turns the AD-DA module on five tunnels, and inside FPGA include an AD_inf module, (VFIFO is a kind of FIFO to a VFIFO module
Structure, data first in first out), 5 road DA_inf modules and 5 road algoritic modules, 5 road algoritic module 0 to 4 can set algorithm,
Or it can be used as the not module to data processing；The input terminal of the output end connection VFIFO module of AD_inf module, each algorithm mould
The input terminal of block is all connected with the output end of VFIFO module, and the output end of each algoritic module connects a DA_inf module input
End.Then the output end that an AD conversion chip is connected in the input terminal of AD_inf module is exported in each DA_inf module
One DA conversion chip input terminal of end connection.
The course of work: the AD-DA module for turning five tunnels all the way is powered on；By a channel of AWG instrument and AD-DA module
The input terminal of AD conversion chip is connected, and five road DA conversion chip output ends connect oscillograph；A wave is generated using AWG instrument
Shape signal is sent to AD conversion chip, after AD conversion chip converts analog signals into digital signal, the AD_inf module of FPGA
This digital signal data is received, the VFIFO module for being sent into rear end stores data, and data are sent to from VFIFO module
In the algoritic module 0,1,2 to 4 of rear end, algoritic module can be sent to rear end after the algorithm of setting is to data processing
DA_inf module, or data can not handled to the DA_inf module being sent directly into rear end；DA_inf module data export to
The DA conversion chip being connected with FPGA, DA conversion chip output access oscillograph can check waveform output knot by oscillograph
Fruit.
Although above preferred embodiment is not used in conclusion the utility model is disclosed above with preferred embodiment
To limit the utility model, those skilled in the art can make without departing from the spirit and scope of the utility model
It is various to change and retouch, therefore the protection scope of the utility model subjects to the scope of the claims.
Claims (4)
1. a kind of realized based on FPGA turns the AD-DA module of multichannel all the way, which is characterized in that including AD conversion chip, FPGA and
Several DA conversion chips, the output end of the AD conversion chip connect the input terminal of the FPGA, and the output end of FPGA connects respectively
Connect each DA conversion chip input terminal.
2. the AD-DA module for turning multichannel all the way is realized based on FPGA as described in claim 1, which is characterized in that the FPGA
Inside include AD_inf module, VFIFO module, several algoritic modules and several DA_inf modules, the AD conversion chip it is defeated
Outlet connects the input terminal of the AD_inf module, and the output end of the AD_inf module connects the input terminal of VFIFO module, often
The input terminal of a algoritic module is all connected with the output end of VFIFO module, and the output end of each algoritic module connects an institute
DA_inf module input is stated, DA_inf module output end connects a DA conversion chip input terminal.
3. the AD-DA module for turning multichannel all the way is realized based on FPGA as described in claim 1, which is characterized in that the AD turns
Change the input terminal connection AWG instrument of chip.
4. the AD-DA module for turning multichannel all the way is realized based on FPGA as described in claim 1, which is characterized in that the DA turns
Change chip output connection oscillograph.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201821997136.4U CN208819065U (en) | 2018-11-30 | 2018-11-30 | It is a kind of to realize the AD-DA module for turning multichannel all the way based on FPGA |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201821997136.4U CN208819065U (en) | 2018-11-30 | 2018-11-30 | It is a kind of to realize the AD-DA module for turning multichannel all the way based on FPGA |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN208819065U true CN208819065U (en) | 2019-05-03 |
Family
ID=66281035
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201821997136.4U Active CN208819065U (en) | 2018-11-30 | 2018-11-30 | It is a kind of to realize the AD-DA module for turning multichannel all the way based on FPGA |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN208819065U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111010178A (en) * | 2019-12-25 | 2020-04-14 | 山东浪潮人工智能研究院有限公司 | PXIe-based arbitrary waveform generator and output channel expansion method |
-
2018
- 2018-11-30 CN CN201821997136.4U patent/CN208819065U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111010178A (en) * | 2019-12-25 | 2020-04-14 | 山东浪潮人工智能研究院有限公司 | PXIe-based arbitrary waveform generator and output channel expansion method |
| CN111010178B (en) * | 2019-12-25 | 2023-07-07 | 山东浪潮科学研究院有限公司 | PXIe-based arbitrary waveform generator and output channel expansion method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2345593A1 (en) | Device for and method of generating interrupt signals | |
| CN208819065U (en) | It is a kind of to realize the AD-DA module for turning multichannel all the way based on FPGA | |
| CN110687858A (en) | Synchronous acquisition and transmission system of multichannel pulse signal | |
| CN103747408A (en) | Audio performance test system and method | |
| CN108107773B (en) | Multichannel data acquisition system | |
| CN212163616U (en) | Microphone test circuit, circuit board and microphone testing arrangement | |
| IL45041A (en) | Method and apparatus for multichannel voting | |
| CN206851033U (en) | A kind of four-section type headset and earphone interface | |
| CN109240178B (en) | Function board card for multiple input and output signals | |
| CN104579197B (en) | A kind of audio power amplifying circuit and its mode control circuit | |
| CN105938159A (en) | Method and system for realizing multi-loop voltage and multi-loop current synchronous sampling | |
| CN103178418A (en) | USB (Universal Serial Bus) hub | |
| CN206743423U (en) | A kind of difference video signal multiplexing card | |
| CN103929160B (en) | Measuring instrument with clock driver circuit | |
| CN205880093U (en) | Extension test circuit structure of connector tester | |
| CN207706193U (en) | A kind of data transmission test optimization device | |
| CN216901651U (en) | 24-channel data acquisition module | |
| CN101714710A (en) | System conversion terminal box | |
| CN205647504U (en) | TSM control system backplate circuit | |
| CN110096831B (en) | Link node insertion device in digital-analog hybrid simulation | |
| CN205334105U (en) | Digit type multichannel universal controller based on photoelectric recognition module | |
| CN203293498U (en) | Injection molding machine and multisection temperature signal measuring circuit thereof | |
| CN204793520U (en) | Data collection card keysets | |
| CN114268309B (en) | Absolute value encoder interface circuit and control method | |
| CN105653493A (en) | Modular instrument |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20211027 Address after: 250100 building S02, No. 1036, Langchao Road, high tech Zone, Jinan City, Shandong Province Patentee after: Shandong Inspur Scientific Research Institute Co.,Ltd. Address before: 250100 First Floor of R&D Building 2877 Kehang Road, Sun Village Town, Jinan High-tech Zone, Shandong Province Patentee before: JINAN INSPUR HIGH-TECH TECHNOLOGY DEVELOPMENT Co.,Ltd. |
|
| TR01 | Transfer of patent right |