CN208271171U - A kind of server debugging apparatus and server - Google Patents
A kind of server debugging apparatus and server Download PDFInfo
- Publication number
- CN208271171U CN208271171U CN201820938304.6U CN201820938304U CN208271171U CN 208271171 U CN208271171 U CN 208271171U CN 201820938304 U CN201820938304 U CN 201820938304U CN 208271171 U CN208271171 U CN 208271171U
- Authority
- CN
- China
- Prior art keywords
- server
- debugging
- programmable logic
- serial ports
- complex programmable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The utility model discloses a kind of server debugging apparatus and servers.Disclosed server debugging apparatus, including Complex Programmable Logic Devices, equipment switching module, display module and serial ports seat, equipment switching module, display module and serial ports seat are connect with Complex Programmable Logic Devices, the Complex Programmable Logic Devices is arranged on server master board, and Complex Programmable Logic Devices needs commissioning device to connect with other on mainboard.Cabinet can not be opened, the various equipment on server master board are debugged and updated, the flexibility and efficiency for improving server debugging and updating.
Description
Technical field
The utility model relates to arrive server technology field more particularly to a kind of server debugging apparatus.The utility model
Further relate to the server with above-mentioned server debugging apparatus.
Background technique
The debugging of current domestic server only passes through debugging serial ports (UART) output type information to diagnose fault, so not
Conducive to scheduling and planning and maintenance diagnostics.None unified debugging interface of domestic server simultaneously, the equipment debugging of server
Interface is reserved on cabinet mainboard, just very troublesome when each equipment goes wrong or needs firmware updating, needs to open
Cabinet is debugged and is updated to each equipment respectively, and the debugging and update of various equipment on mainboard is caused to become cumbersome.
Therefore how cabinet is not opened, the various equipment on server master board is debugged and updated, improve clothes
The flexibility and efficiency of business device debugging and update, become those skilled in the art assistant officer's problem to be solved.
Utility model content
The technical problems to be solved in the utility model is to overcome drawbacks described above of the existing technology, provides a kind of service
Device debugging apparatus can not open cabinet, and the various equipment on server master board are debugged and updated, and improve server tune
Examination and the flexibility and efficiency updated.
The further technical problems to be solved of the utility model are, on the basis of above-mentioned server debugging apparatus is provided,
A kind of server including above-mentioned server debugging apparatus is also provided.
Server debugging apparatus provided by the utility model, including it is Complex Programmable Logic Devices, equipment switching module, aobvious
Show module and serial ports seat, equipment switching module, display module and serial ports seat are connect with Complex Programmable Logic Devices, described multiple
Miscellaneous programmable logic device is arranged on server master board, and Complex Programmable Logic Devices needs commissioning device to connect on mainboard
It connects.
Preferably, described device further includes connector, Complex Programmable Logic Devices, equipment switching module, display module
It is connect with connector with serial ports seat.
Preferably, it needs commissioning device to include CPU on the mainboard and needs commissioning device, the complexity with debugging serial ports
Programmable logic device is connect by LPC interface with CPU, and the Complex Programmable Logic Devices passes through on debugging serial ports and mainboard
Commissioning device is needed to connect with debugging serial ports.
Preferably, the Complex Programmable Logic Devices is connect with connector by debugging serial ports and GPIO interface, is connected
The debugging serial ports of device is connect with serial ports seat, and equipment switching module, display module and connector are connected by GPIO interface.
Preferably, the equipment switching module, display module and serial ports seat are arranged on one piece of debugging board, the company
It connects device to be arranged on server panel, the debugging board can be connect by inserting mode with connector.
Preferably, the equipment switching module is key.
Preferably, the display module is charactron.
Preferably, PORT80 code is sent to Complex Programmable Logic Devices by lpc bus by CPU.
Preferably, the numeral method PORT80 code.
Cabinet can not be opened, the various equipment on server master board are debugged and updated, improves server debugging
With the flexibility and efficiency of update.
The utility model further solve its technical problem the technical solution adopted is that, server debugging dress is being provided
On the basis of setting, the utility model also provides the server that a kind of server includes above-mentioned server debugging apparatus.
Detailed description of the invention
Fig. 1 is a kind of structural block diagram for server debugging apparatus that the first embodiment provides；
Fig. 2 is a kind of structural block diagram for server debugging apparatus that second of embodiment provides；
Fig. 3 is a kind of structural block diagram for server debugging apparatus that the third embodiment provides；
Fig. 4 is the state transition graph for realizing the LPC protocol analysis state machine of PORT80 code transmission.
Specific embodiment
In order to make those skilled in the art more fully understand the technical solution of the utility model, with reference to the accompanying drawing to this
Utility model is described in further detail.
Referring to Fig. 1, Fig. 1 is a kind of structural block diagram for server debugging apparatus that the first embodiment provides.
The utility model provides a kind of server debugging apparatus, including the switching of Complex Programmable Logic Devices 20, equipment
Module 11, display module 12 and serial ports seat 13, equipment switching module 11, display module 12 and serial ports seat 13 are and complex programmable
Logical device 20 connects, and the Complex Programmable Logic Devices 20 is arranged on server master board 70, complex programmable logic
Device 20 is connect with the equipment of need debugging or upgrading on mainboard.
When debugging, user can select the device number for needing to debug by equipment switching module 11, be sent to complex programmable
Logical device 20.Complex Programmable Logic Devices 20 gates the equipment that need to be debugged, and received need correlation to be shown is believed
Breath is sent to display module 12 and serial ports seat 13.Display module 12 need to relevant information to be shown show.Serial ports seat 13
Can external external debugging device debugged to mainboard device need to be debugged.
When upgrading, user can select the device number for needing to upgrade by equipment switching module 11, be sent to complex programmable
Logical device 20.Complex Programmable Logic Devices 20 gates the equipment that need to upgrade.Serial ports seat 13 connects from external debugging device
Upgrade package is received, and upgrade package is sent to the mainboard device that need to upgrade by Complex Programmable Logic Devices 20.
Preferably due to which the function of Complex Programmable Logic Devices is relatively more flexible, relative low price, largely used
It is cut in electricity and reset control in adding for server master board, existing Complex Programmable Logic Devices can then not have to volume in server master board
Outer increase device uses Complex Programmable Logic Devices original on mainboard.
Cabinet can not be opened, the various equipment on server master board are debugged and updated, improves server debugging
With the flexibility and efficiency of update.
Referring to fig. 2, Fig. 2 is a kind of structural block diagram for server debugging apparatus that second of embodiment provides.
The utility model provides a kind of server debugging apparatus, including the switching of Complex Programmable Logic Devices 20, equipment
Module 11, display module 12, serial ports seat 13 and connector 31, Complex Programmable Logic Devices 20, equipment switching module 11, display
Module 12 and serial ports seat 13 are connect with connector 31.
The Complex Programmable Logic Devices 20 is arranged on server master board 70, needs to debug on the mainboard or upgrade
Equipment includes CPU61 and need debugging or updating apparatus with debugging serial ports.Complex Programmable Logic Devices 20 passes through LPC(Low
Pin Count, i.e. low pin count mesh interface) interface connect with CPU61, communicates with CPU61 and parse LPC agreement.The complexity
Programmable logic device passes through debugging serial ports, that is, UART(Universal Asynchronous Receiver/Transmitter,
That is universal asynchronous receiving-transmitting transmitter) interface is debugged with the need with debugging serial ports on mainboard or updating apparatus is connect.The mainboard
Upper other need debugging with debugging serial ports or updating apparatus can be baseboard management controller (Baseboard Management
Controller, abbreviation BMC) 62, standby power unit (Battery Backup Unit, abbreviation BBU) 63 and SAS expansion card
(Serial Attached SCSI Expand, abbreviation SAS Expand) 64.The Complex Programmable Logic Devices can also be with master
The need debugging or updating apparatus connection of other non-debugging serial ports on plate.As Complex Programmable Logic Devices 20 can be with I2C interface
Mainboard device and the connection of the mainboard device of CAN interface, Complex Programmable Logic Devices 20 can realize that I2C interface and serial ports are two-way
Protocol conversion, CAN interface and the conversion of serial ports bidirectional protocol.
Complex Programmable Logic Devices 20 is connect with connector 31 by debugging serial ports and GPIO interface, the tune of connector 31
Examination serial ports is connect with serial ports seat 13, and equipment switching module 11, display module 12 are connect by GPIO interface with connector 31.
It realizes and the debugging interface of equipment each in system is switched to by connector 31 by outside, and pass through equipment switching module
11 realize debugging and update to equipment each in system.
Referring to Fig. 3 and Fig. 4, Fig. 3 is a kind of structural block diagram for server debugging apparatus that the third embodiment provides, figure
4 be the state transition graph for realizing the LPC protocol analysis state machine of PORT80 code transmission.
The utility model provides a kind of server debugging apparatus, including the switching of Complex Programmable Logic Devices 20, equipment
Module 11, display module 12, serial ports seat 13 and connector 31, Complex Programmable Logic Devices 20, equipment switching module 11, display
Module 12 and serial ports seat 13 are connect with connector 31.
The equipment switching module 11, display module 12 and serial ports seat 13 are arranged on one piece of debugging board 10, described
Connector 31 may be provided on server panel 30.When needing to debug or upgrade, the debugging board 10 can pass through inserting mode
It is connect with connector 30, the debugging serial ports of connector 31 is connect with serial ports seat 13, and the GPIO interface and equipment of connector 31 switch
Module 11, display module 12 connect.When needing not debug and upgrade, debugging board 10 can be taken down from connector 30, disconnect with
The connection of connector 30.The equipment switching module 11 is key, and the display module 12 is charactron.
The Complex Programmable Logic Devices 20 is arranged on server master board 70, and Complex Programmable Logic Devices 20 is logical
It crosses LPC interface to connect with CPU61, be communicated with CPU61, and parse LPC agreement.CPU61 receives the state letter of server master board 70
Breath, and the status information of server master board 70 is sent to Complex Programmable Logic Devices 20 by LPC interface.The complexity can
Programmed logic device is connect by debugging serial ports and baseboard management controller 62, standby power unit 63 and SAS expansion card 64 etc..
Complex Programmable Logic Devices 20 is connect with connector 31 by debugging serial ports and GPIO interface.
PORT80 code is sent to Complex Programmable Logic Devices 20 by lpc bus by CPU61.PORT80 code is server
The status information of mainboard.PORT80 code is sent to charactron 12 by connector 31 by Complex Programmable Logic Devices 20.When need
When debugging or upgrading, the connection of Complex Programmable Logic Devices 20 and CPU61 are the state of gating always, and CPU61 passes through LPC
PORT80 code is sent to charactron 12 by Complex Programmable Logic Devices 20 and connector 31 by bus.Continue on charactron 12
Show PORT80 code.
When debugging or upgrading, the connection of Complex Programmable Logic Devices 20 and CPU61 are the state of gating, Yong Huke always
The control signal that equipment of serial switches is sent to 20 sum number of Complex Programmable Logic Devices by the key 11 on debugging board 10
Code pipe 12.The control signal successively switched according to the equipment of serial for pressing the button 11 transmissions shows setting at this time on charactron 12
Standby number, Complex Programmable Logic Devices 20 successively switches in a predetermined order by the equipment gating in addition to CPU61.External external debugging
Equipment by being connect with serial ports seat 13, and then by 20 pairs of gating mainboard devices of connector 31 and Complex Programmable Logic Devices into
Row debugging or upgrading.PORT80 code is sent to charactron 12 by Complex Programmable Logic Devices 20 and connector 31 by CPU61.
Due to only one charactron 12 on debugging board, and charactron 12 needs moment display system status information, i.e. the moment shows
PORT80 code, using the multiplexing mechanism of charactron, 2s can be shown when key 11 is pressed to solve device number display problem
Device number, later again restore display PORT80 code.
The key 11, charactron 12 and serial ports seat 13 are arranged on one piece of debugging board.The setting of connector 31 is taking
It is engaged on device panel 30.When needing to debug or update, the debugging board 10 can be connect by inserting mode with connector 30.It can be right
Mainboard device is realized immediately easily debugging and is updated.And the control letter of 11 sending device serial ports of the key switching on debugging board 10
Number, commissioning device number and PORT80 code are needed, it can be achieved that simple, intuitive understands the reality of mainboard by the multiplexing display of charactron 12
When status information and need commissioning device number.
Complex Programmable Logic Devices 20 is connect by LPC interface with CPU61, and CPU61 passes through lpc bus for PORT80 code
Relevant information is sent to Complex Programmable Logic Devices 20, and Complex Programmable Logic Devices 20 parses LPC agreement.Complex programmable
Logical device 20, which parses LPC agreement, to be realized by writing state machine.Due to Complex Programmable Logic Devices 20 and CPU61
Between realize that the transmission of PORT80 code is unidirectional, therefore state machine does not need to realize complete LPC agreement, can assist to LPC
View parsing is simplified.The LPC protocol state machine of CPU61 write device should include 13 states, be respectively RESET, IDLE,
ADDR3、ADDR2、ADDR1、ADDR0、WP80LOW、WP80HIGH、TARIN1、TARIN2、SYNC_RDY、TAROUT1、
TAROUT2.Conversion between state is as shown in state diagram 4.One normal data transmission stream journey is as follows:
Step S1:LPC beginningization, state machine are placed in RESET state；
Step S2: when Lframe signal be it is low, state machine enters IDLE state；
Step S3: Complex Programmable Logic Devices 20 receives the address 16bit, since the data line of LPC only has LAD [3:0],
Therefore it needs to enter state ADDR3, ADDR2, ADDR1 and ADDR0, receives the 4bit of address every time；
Step S4: when the received address of Complex Programmable Logic Devices 20 is 0x80, illustrate that the instruction of CPU61 is exactly to pass
Defeated PORT80 code obtains the PORT80 code of 8bit by state WP80LOW and WP80HIGH；
Step S5: state TRIN1, TRIN2, SYNC_RDY, TAROUT1, TAROUT2 are also the interface sequence of LPC agreement
Process, only when these timing processes are covered, data are just transmitted；
Step S6: after data are transmitted, state machine is eventually returned to RESET state.
The utility model additionally provides a kind of server, which has above-mentioned server debugging apparatus, due to above-mentioned
Server debugging apparatus have above-mentioned technique effect, should also have corresponding skill with the server of the server debugging apparatus
Art effect, is no longer described in detail herein.
A kind of server debugging apparatus provided by the utility model and server are described in detail above.Herein
In apply specific case the principles of the present invention and embodiment be expounded, the explanation of above embodiments is only used
The core concept of the utility model is understood in help.It should be pointed out that for those skilled in the art, not
Under the premise of being detached from the utility model principle, several improvements and modifications can be made to this utility model, these improve and repair
Decorations are also fallen into the protection scope of the utility model claims.
Claims (10)
1. a kind of server debugging apparatus, which is characterized in that including Complex Programmable Logic Devices, equipment switching module, display
Module and serial ports seat, equipment switching module, display module and serial ports seat are connect with Complex Programmable Logic Devices, the complexity
Programmable logic device is arranged on server master board, and Complex Programmable Logic Devices needs commissioning device to connect on mainboard
It connects.
2. server debugging apparatus according to claim 1, which is characterized in that described device further includes connector, complicated
Programmable logic device, equipment switching module, display module and serial ports seat are connect with connector.
3. server debugging apparatus according to claim 2, which is characterized in that need the commissioning device to include on the mainboard
CPU and commissioning device is needed with debugging serial ports, the Complex Programmable Logic Devices is connect by LPC interface with CPU, described
Complex Programmable Logic Devices needs commissioning device to connect on mainboard by debugging serial ports with debugging serial ports.
4. server debugging apparatus according to claim 3, which is characterized in that the Complex Programmable Logic Devices and company
It connects device and is connected by debugging serial ports with GPIO interface, the debugging serial ports of connector is connect with serial ports seat, equipment switching module, display
Module passes through GPIO interface with connector and connect.
5. server debugging apparatus according to claim 4, which is characterized in that the equipment switching module, display module
It is arranged on one piece of debugging board with serial ports seat, the connector is arranged on server panel, and the debugging board can pass through
Inserting mode is connect with connector.
6. server debugging apparatus according to claim 5, which is characterized in that the equipment switching module is key.
7. server debugging apparatus according to claim 6, which is characterized in that the display module is charactron.
8. server debugging apparatus according to claim 7, which is characterized in that CPU is sent out PORT80 code by lpc bus
Give Complex Programmable Logic Devices.
9. server debugging apparatus according to claim 8, which is characterized in that the numeral method PORT80 code.
10. a kind of server, which is characterized in that including server debugging apparatus described in any one of claims 1 to 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201820938304.6U CN208271171U (en) | 2018-06-19 | 2018-06-19 | A kind of server debugging apparatus and server |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201820938304.6U CN208271171U (en) | 2018-06-19 | 2018-06-19 | A kind of server debugging apparatus and server |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN208271171U true CN208271171U (en) | 2018-12-21 |
Family
ID=64690544
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201820938304.6U Active CN208271171U (en) | 2018-06-19 | 2018-06-19 | A kind of server debugging apparatus and server |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN208271171U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112069002A (en) * | 2020-08-16 | 2020-12-11 | 苏州浪潮智能科技有限公司 | Server hot plug debugging device and method |
-
2018
- 2018-06-19 CN CN201820938304.6U patent/CN208271171U/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112069002A (en) * | 2020-08-16 | 2020-12-11 | 苏州浪潮智能科技有限公司 | Server hot plug debugging device and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101399654B (en) | Serial communication method and apparatus | |
| CN101198943B (en) | Point-to-point link negotiation method and apparatus | |
| CN106647613B (en) | PLC (programmable logic controller) dual-machine redundancy method and system based on MAC (media access control) | |
| CN108595356B (en) | Hard disk backboard compatible with RSSD hard disk and NVMe hard disk and method | |
| CN208188815U (en) | BMC module system | |
| CN103200078A (en) | Gateway, communication network and data processing method | |
| CN103984240A (en) | Distributed real-time simulation method based on reflective memory network | |
| CN109063339B (en) | Digital spacecraft component-level embedded simulation system | |
| CN110505200A (en) | A kind of multi-protocols daisy chain interface conversion chip | |
| CN100382502C (en) | Serial-port mapping system for debugging single board | |
| CN110932887A (en) | BMC debugging method, system and device | |
| CN208271171U (en) | A kind of server debugging apparatus and server | |
| CN109633345A (en) | A kind of secondary device on-line monitoring and analytical equipment | |
| CN106844277A (en) | A kind of server and its information transferring method | |
| CN107942808B (en) | DCS capacity expanding device | |
| CN101667953A (en) | Reporting method of rapid looped network physical link state and device therefor | |
| Laddha et al. | A review on serial communication by UART | |
| CN101136756B (en) | Electric self-checking method, system and BMC chip on network long-range control host machine | |
| CN108415866A (en) | Intelligent platform management controller | |
| CN108536562A (en) | A kind of server debugging apparatus and server | |
| CN113063471A (en) | NB-IoT intelligent gas meter based on OpenCPU technology | |
| CN109032978A (en) | A kind of document transmission method based on BMC, device, equipment and medium | |
| CN111414327B (en) | Network device | |
| CN107395478A (en) | A kind of network control system and network communication module for high speed cigarette packaging facilities | |
| CN112486877A (en) | Outfield guarantee and test platform of universal FC conversion interface module |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |