CN208271170U - A kind of debugging serial ports connection equipment - Google Patents
A kind of debugging serial ports connection equipment Download PDFInfo
- Publication number
- CN208271170U CN208271170U CN201820902846.8U CN201820902846U CN208271170U CN 208271170 U CN208271170 U CN 208271170U CN 201820902846 U CN201820902846 U CN 201820902846U CN 208271170 U CN208271170 U CN 208271170U
- Authority
- CN
- China
- Prior art keywords
- chip
- serial ports
- debugging
- main control
- debugging serial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The utility model embodiment provides a kind of debugging serial ports connection equipment, and the debugging serial ports connection equipment includes main control chip and conversion chip;Main control chip is connect with conversion chip;Conversion chip is connect with the debugging serial ports of multiple processor chips;When being debugged, the debugging serial ports of conversion chip connection target processor chip, establish the connection of target processor chip and main control chip, Debugging message is transmitted between main control chip and the debugging serial ports of target processor chip, and then main control chip can be passed through, independent of network, it will be able to the debugging and maintenance to the electronic equipment where target processor chip are realized, so that more convenient to the debugging of electronic equipment etc..
Description
Technical field
The utility model relates to field of computer technology, connect equipment more particularly to a kind of debugging serial ports.
Background technique
With the continuous development of computer technology, in each class of electronic devices, data volume to be treated is also increasing.For
Meet increasingly increased data processing amount, more and more electronic equipments all start by the way of multiprocessor to data into
The parallel processing of row, so that process performance is improved, to meet the needs of Various types of data processing business.For example, in video monitoring and
In field of video processing, with the introducing of all kinds of video image algorithms so that monitoring device or monitoring system, such as camera and
The monitoring system etc. that camera is connected can satisfy the videos process demand such as high performance encoding and decoding, also more and more intelligent.
But the data processing load of monitoring device or monitoring system is considerably increased simultaneously.So most of monitoring devices or monitoring
In system, by way of multiple parallel embeded processors, to improve data processing performance.
In practical applications, it when needing that each class of electronic devices is debugged and safeguarded, needs to be connected to the electronics and sets
The debugging serial ports of Respective processors in standby multiple processors, to complete that electronic equipment is debugged and safeguarded.For example, monitoring
When the debugging maintenance of equipment or system, need to connect the debugging port of its internal individual embeded processor.However, in order to drop
Low cost, and in view of the factors such as placement space generally will not be by the debugging of each processor in each class of electronic devices
Serial ports, which is all reserved as external interface, to be come.
So in the prior art, through frequently with SOL (Serial Over Lan, local area network string in each class of electronic devices
Mouthful) mode access come the debugging serial ports to processor, when being accessed by serial ports of the SOL mode to processor, be
The random debugging serial ports for being connected to some internal processor by way of network connection.So by SOL mode to processing
The serial ports of device, which accesses, is necessarily dependent upon network and processor must have network interface, in no network or processor
In the case where being not connected to network interface, then electronic equipment can not be debugged or be safeguarded, to limit to all kinds of electricity
The operating condition that sub- equipment is debugged or safeguarded.
Utility model content
The utility model embodiment is designed to provide a kind of debugging serial ports connection equipment, is not needing network to realize
In the case where each class of electronic devices is debugged and is safeguarded.Specific technical solution is as follows:
The utility model embodiment provides a kind of debugging serial ports connection equipment, comprising: main control chip and conversion chip;
The main control chip is connect with the conversion chip;
The conversion chip is connect with the debugging serial ports of multiple processor chips;
When being debugged, the conversion chip connects the debugging serial ports of target processor chip, establishes at the target
The connection for managing device chip and the main control chip, passes between the main control chip and the debugging serial ports of the target processor chip
Defeated Debugging message, the target processor chip are the random processor chip in the multiple processor chips.
Optionally, the main control chip has external interface, and the external interface is for sending or receiving the debugging letter
Breath.
Optionally, the external interface includes: network interface and/or serial line interface and/or bus interface.
Optionally, the main control chip is connect with multiple conversion chips;
Each of multiple conversion chips conversion chip connects with the debugging serial ports of multiple processor chips respectively
It connects.
Optionally, the main control chip and the conversion chip are set in same integrated circuit board.
Optionally, the main control chip is set on the first integrated circuit board;
The conversion chip is set on the second integrated circuit board, and is provided on second integrated circuit board multiple
Processor chips;
First integrated circuit board is connect with second integrated circuit board.
Optionally, first integrated circuit board is connect with multiple second integrated circuit boards.
Optionally, the conversion chip is number or analog switch chip.
Optionally, the debugging serial ports connects equipment further include: multiple sub- conversion chips;
The conversion chip connection is connect with the multiple sub- conversion chip;
The debugging serial ports of the sub- conversion chip of each of the multiple sub- conversion chip and the multiple processor chips
Connection.
A kind of debugging serial ports provided by the embodiment of the utility model connects equipment, can be by conversion chip, so that master control
Chip and the debugging serial ports of multiple processor chips realize connection, and conversion chip can connect the tune of target processor chip
Serial ports is tried, so that target processor chip and main control chip realize Debugging message transmission, and then can be by main control chip, not
In the case where network, it will be able to realize the debugging and maintenance to the electronic equipment where target processor chip, so that
It is more convenient to the debugging of electronic equipment etc..Certainly, it is not absolutely required to same for any product or method for implementing the utility model
When reach all the above advantage.
Detailed description of the invention
In order to illustrate the embodiment of the utility model or the technical proposal in the existing technology more clearly, below will be to embodiment
Or attached drawing needed to be used in the description of the prior art is briefly described, it should be apparent that, the accompanying drawings in the following description is only
It is some embodiments of the utility model, for those of ordinary skill in the art, in the premise not made the creative labor
Under, it is also possible to obtain other drawings based on these drawings.
Fig. 1 is the first structure chart that debugging serial ports provided by the embodiment of the utility model connects equipment;
Fig. 2 is second of structure chart that debugging serial ports provided by the embodiment of the utility model connects equipment;
Fig. 3 is the third structure chart that debugging serial ports provided by the embodiment of the utility model connects equipment.
Specific embodiment
The following will be combined with the drawings in the embodiments of the present invention, carries out the technical scheme in the embodiment of the utility model
Clearly and completely describe, it is clear that the described embodiments are only a part of the embodiments of the utility model, rather than whole
Embodiment.Based on the embodiments of the present invention, those of ordinary skill in the art are without making creative work
Every other embodiment obtained, fall within the protection scope of the utility model.
Referring to Fig. 1, Fig. 1 is the first structure chart that debugging serial ports provided by the embodiment of the utility model connects equipment, packet
It includes: main control chip 101 and conversion chip 102.
Main control chip 101 is connect with conversion chip 102.The debugging serial ports of conversion chip 102 and multiple processor chips 103
Connection.
Debugging serial ports connection equipment provided by the utility model can be individual equipment, also can integrate being installed on for formula
In all kinds of electronic equipments with data-handling capacity, for example, monitoring device, communication equipment, security device etc..It can disobey
In the case where relying network, which is easily debugged and safeguarded.
Main control chip 101 can be the elements such as chip and processor with certain data-handling capacity, for example, master control core
Piece 101 can be SOC (System on Chip, system level chip) chip, CPU, FPGA (Field-Programmable
Gate Array, field programmable gate array), DSP (digital signal processing, Digital Signal Processing
Device), MCU (Micro Control Unit, micro-control unit) etc..Main control chip 101 can be handled data, and
All kinds of control instructions can be issued to the other elements being connected, thus the element execution corresponding operation that control is connected.
Main control chip 101 can be set on integrated circuit board, and it is each that other can be set on the integrated circuit board
The element of kind auxiliary, for example, memory and all kinds of interfaces, e.g., USB interface, audio-video interface etc., so that master control
Chip 101 can also receive the data information of all kinds of outsides.
Conversion chip 102 is that can play data bridge beam action, can set up the data transmission between multiple equipment
The element in channel, general conversion chip 102 can be Switch conversion chip.Switch chip can play data transmission channel
On-off action, the data transmission channel that can be connected on or off, to play the handoff functionality of data channel.
Also, in practical applications, in order to reduce cost, conversion chip 102 can also be number or analog switch chip.
Number or analog switch chip can be switched on or off the transmission channel of digital or analog signal according to control instruction,
To realize the function of above-mentioned conversion chip 102.Also, number or analog switch chip are easy to operate, do not need to be programmed
Control of which can be realized, to simplify operating process.
Main control chip 101 can be connect by the Various types of data such as data/address bus, cable connection type with conversion chip 102.
To realize the transmission of the data between main control chip 101 and conversion chip 102.
Conversion chip 102 again may be by the Various types of data connection type such as data/address bus, cable and be connected to multiple processing
The debugging serial ports of device chip 103.
Processor chips 103 can be all kinds of Embedded processors for executing all kinds of data processing business.Example
Such as, processor chips 103 can be the embeded processor in monitoring device, for carrying out all kinds of image analysis to monitor video
Or the processing such as identification.Specifically, processor 103 can be SOC chip, CPU, FPGA, DSP, MCU, GPU (Graphics
Processing Unit, graphics processor) etc. with data-handling capacity element.
Each processor chips 103 have debugging serial ports, by the debugging serial ports can to processor chips 103 into
Row debugging, to realize the debugging and maintenance to the electronic equipment where the processor chips 103.
Since conversion chip 102 is connected with main control chip 101, and each processor chips 103 and conversion chip
102 are connected.Master control chip 101 is set to be connected by conversion chip 102 with multiple processor chips 103.Work as conversion chip
The 102 debugging serial ports that can be switched on or off any one or more processor chips 103 are can be then switched on or off at this
Manage the data transmission channel between the debugging serial ports of device chip 103 and main control chip 101.Make master control chip 101 and the processing
Device chip 103 carries out data transmission.
When being debugged, conversion chip 102 connects the debugging serial ports of target processor chip, establishes target processor core
Debugging message is transmitted between the debugging serial ports of the connection of piece and main control chip 101, main control chip 101 and target processor chip.
Wherein, target processor chip be in the multiple processor chips 103 being connect with conversion chip 102 any one or it is multiple
Processor chips.
When needing to debug electronic equipment, then need to set up and the processor chips 103 in the electronic equipment
Between data channel, thus Debugging message of the transmission for being debugged to equipment, wherein Debugging message can be various controls
System instruction and data etc..The debugging and maintenance work to electronic equipment may be implemented by the Debugging message.
Specifically, main control chip 101 can control the tune that conversion chip 102 connects target processor chip in debugging
Serial ports is tried, target processor chip can be the processor chips that operator selects, be also possible to 101 basis of main control chip
The processor chips that internal default option program is determined.For example, when being debugged to electronic equipment, in the electronic equipment
Equipped with multiple Embedded processor chips 103, operator be can according to need, and control main control chip 101 is connected to wherein
The debugging serial ports of one processor chips 103, alternatively, main control chip 101 selects one according to internal default option program
Processor chips 103, and the debugging serial ports that conversion chip 102 connects the processor chips 103 is controlled, thus by the processor core
Piece 103 is used as target processor chip.Wherein default option program, which can according to need, is configured, for example, default selection journey
Sequence can for select present load minimum processor chips 103 as objective chip etc..
Debugging serial ports with processor chips 103 is switched on or off since main control chip 101 can control conversion chip 102
Between data transmission channel.So debugging serial ports provided by the embodiment of the utility model connects equipment, can also realize multiple
The handoff functionality for debugging serial ports allows to as needed, switch connected debugging serial ports at any time.To with further expanding
The application range for having opened up debugging serial ports connection equipment provided by the embodiment of the utility model, avoids in existing SOL technology, with
Drawback brought by the debugging serial ports of the connection processor of machine.
In the utility model embodiment, by conversion chip, make the debugging of master control chip and multiple processor chips
Serial ports realizes connection, and conversion chip can connect the debugging serial ports of target processor chip, so that target processor chip
Debugging message transmission is realized with main control chip, and then can be by main control chip, independent of network, it will be able to
Debugging and maintenance to the electronic equipment where target processor chip is realized, so that more just to the debugging of electronic equipment etc.
It is prompt.
In practical applications, practical at this in order to further operator is convenient for debug or safeguard electronic equipment
New embodiment provide debugging serial ports connection equipment in, main control chip 101 have external interface, external interface for send or
Receive Debugging message.
When being debugged, operator can issue Debugging message to main control chip 101 by external interface, then
The Debugging message is sent to target processor chip by main control chip 101.Also, the debugging that target processor chip is returned
Data or information etc. can also be returned by the external interface, so that the debugging situation of the timely electronic equipment of operator.
Since debugging serial ports provided by the embodiment of the utility model connection equipment can be realized multiple processor chips 103
Debug the switching of serial ports.So what the debugging serial ports that the external interface can be used as multiple processor chips 103 shared, and unite
One external interface passes through an external interface, so that it may the debugging serial ports of each processor chips 103 is connected to, to realize
Control to each processor chips 103.
It transmits or controls specifically, external interface can be the various data that can be realized possessed by main control chip 101 itself
The interface of mass transport processed is also possible to the interface that main control chip 101 is connected by modes such as data lines.For example, working as master control
When chip 101 is SOC chip, external interface can be also possible to for the debugging interface or external interface of the SOC chip itself
Other interfaces that SOC chip is connected.
Debugging also, in order to meet under plurality of application scenes, to electronic equipment.External interface can be multiple types
Type.In the utility model embodiment, external interface may include: network interface and/or serial line interface and/or bus interface.
When external interface is network interface, then debugging serial ports provided by the embodiment of the utility model connect equipment can also be with
Using existing SOL technology, the debugging and maintenance to electronic equipment are realized by network.The SOL agreement is practical connect be
Main control chip 101, then by main control chip 101 target processor chip is selected or determined from multiple processor chips 103,
And the debugging serial ports of the target processor chip is connected by conversion chip 102.So when being debugged, target processor
Chip itself does not need additional expense come the related agreement for supporting SOL to transmit, to alleviate the fortune of target processor chip
Row burden.
When external interface is serial line interface and bus interface, criterion can be total by serial port data line or data
Line sends Debugging message to main control chip 101, or receives the information that target processor chip is fed back by main control chip 102
Or data.Specifically, serial line interface can be RS232 interface or UART (Universal Asynchronous
Receiver/Transmitter, universal asynchronous receiving-transmitting transmitter) etc..
By external interface, more convenient can be attached with main control chip 101, different types of external interface can
Enable to realize the debugging and maintenance to electronic equipment in several ways.The convenience for improving operation, makes this reality
The debugging serial ports connection equipment provided with new embodiment is adapted to more application environments.
When in electronic equipment including many processor chips 103, for example, in monitoring device, containing multiple chipsets, often
All contain multiple processor chips 103 in one chipset.It in these cases, can if only by a conversion chip 102
It can be connect simultaneously with a large amount of processor chips 103.So when 103 quantity of processor chips is more.The utility model
The debugging serial ports that embodiment provides connects equipment, can also be structure shown in Fig. 2.
As shown in Fig. 2, main control chip 101 is connect with multiple conversion chips 102.Each of multiple conversion chips 102
Conversion chip 102 is connect with the debugging serial ports of multiple processor chips 103 respectively.
One main control chip 101 can be connected with multiple conversion chips 102 simultaneously by modes such as cable, data/address bus
It connects.Each conversion chip 102 can connect the debugging serial ports of multiple processor chips 103.So that in processor core
When 103 quantity of piece is more, enable to the debugging serial ports of each processor chips 103 that can establish with main control chip 101
Connection, to, so that any one processor chips 103 all can serve as target processor chip, be realized when being debugged
The transmission of Debugging message between main control chip 101.Also, when being debugged, main control chip 101 can thereto one
A or multiple conversion chips 102 issue control instruction, so that the debugging string of the conversion chip 102 gating target processor chip
Mouthful.
Lead in conjunction with above-mentioned each embodiment since current more and more electronic equipments are all made of the structure of rack
The board or integrated circuit board for being inserted into various functions are crossed, to promote the performance of electronic equipment, or the function of extension electronic equipment
Energy.For example, rack-mount server or the video monitoring equipment of rack etc..
So in order to meet debugging serial ports connection equipment provided by the embodiment of the utility model on rack electronic equipment
Application, in a kind of embodiment of the utility model, it is integrated that main control chip 101 and conversion chip 102 are set to same
In circuit board.
Main control chip 101, and one or more conversion chips 102 can be set in same integrated circuit board.It is main
Control chip 101 is connected by the printed wire on integrated circuit board with one or more conversion chips 102.And the integrated electricity
Can integrate external interface on the plate of road, and can also have the interface being connected with rack electronic equipment or slot etc.,
Such as PCIE ((peripheral component interconnect express, high speed serialization computer expansion bus mark
It is quasi-) interface etc..
Processor chips 103 can be set on other integrated circuit boards of rack electronic equipment, for example, rack is electric
Multiple processor chips 103 are respectively provided on multiple subcards of sub- equipment.When 102 place of main control chip 101 and conversion chip
After integrated circuit board is inserted into rack electronic equipment, each conversion chip 102 can pass through the modes such as data/address bus, Serial Port Line
Be connected with the debugging serial ports of multiple processor chips 103 on other integrated circuit boards, with realize debugging serial ports gating and
The transmission of tune-up data.Certainly, multiple processor chips 103 can also be arranged with main control chip 101 and conversion chip 102
On the same integrated circuit board, and is realized and connected by printed wire.
In the another embodiment of the utility model, main control chip 101 is set on the first integrated circuit board.Conversion
Chip 102 is set on the second integrated circuit board, and multiple processor chips 103 are provided on the second integrated circuit board.The
One integrated circuit board is connect with the second integrated circuit board.
Main control chip 101 can also be separately positioned on different integrated circuit boards from conversion chip 102.For example, in machine
In posture electronic equipment, main control chip 101 is arranged in the first integrated circuit board, and conversion chip 102 and multiple processor cores
Piece 103 can be set on the second integrated circuit board.
First integrated circuit board and the second integrated circuit board can be inserted into rack electronic equipment, and the first integrated electricity
Road plate and the second integrated circuit board can by the bus of the bus of itself, cable, PCIE interface or rack electronic equipment,
The realizations such as cable, PCIE interface connection, so that main control chip 101 and the second integrated circuit board on the first integrated circuit board
On conversion chip 102 be connected, realize control signal and data transmission.
In practical applications, debugging serial ports provided by the embodiment of the utility model connects equipment, can contain multiple second
Integrated circuit board.First integrated circuit board is connect with multiple second integrated circuit boards.
For example, can be installed simultaneously in rack electronic equipment multiple to improve the process performance of providing of electronic equipment
Second integrated circuit board.On each second integrated circuit board, the processor of identical quantity or different number can integrate
Chip 103, and can integrate one or more conversion chips 102 on each second integrated circuit board.First is integrated
Circuit board and multiple second integrated circuit boards can be attached by modes such as bus, cables, or can also be inserted into respectively
Rack electronic equipment is attached by the electronic equipment.
When main control chip 101 and conversion chip 102 are separately positioned on different integrated circuit boards, the utility model is implemented
Example provide debugging serial ports connection equipment in, the first integrated circuit board starting can earlier than the starting of the second integrated circuit board,
I.e. when processor chips 103 do not start, main control chip 101 has been completed starting.So can be to avoid the prior art
In, before the starting of the network connecting functions of processor chips caused by Debugging message or data the problem of can not being acquired.Due to
In the utility model embodiment, main control chip 101 starts earlier than processor chips 103, so as to obtain processor chips 103
In target processor chip include starting printing within all Debugging message.As long as and the debugging of target processor chip
Serial ports operates normally, even if software systems where target processor chip are completed without load completely, can also at target
Debugging message is transmitted between reason device chip.
Also, when the processor chips on multiple second integrated circuit boards are in different software systems, due to using
Debugging serial ports is directly attached with processor chips, due to debugging the characteristic of serial ports transmission character data, can be ignored soft
The conflict that part system is different and may cause, it is various types of to the software systems where processor chips also without special demand
Debugging can be normally carried out under the software systems environment of type.
Referring to Fig. 3, can be connected to further increase debugging serial ports connection equipment provided by the embodiment of the utility model
Processor chips 103 quantity, the conversion chip of multilayer can also be connected by cascade mode, so that extension is connected
The quantity of processor chips 103.
As shown in figure 3, debugging serial ports provided by the embodiment of the utility model connects equipment further include: multiple sub- conversion chips
104.The connection of conversion chip 102 is connect with multiple sub- conversion chips 104.The son conversion of each of multiple sub- conversion chips 102
Chip 104 is connect with the debugging serial ports of multiple processor chips 103.
Main control chip 101 can be connect with one or more conversion chips 102, each conversion chip 102 can be with one
A or multiple sub- conversion chips 104 connect, and realize the cascade of multilayer conversion chip.Each sub- conversion chip 104 can be with one
The debugging serial ports of a or multiple processor chips 103 connects.To pass through the cascade of multilayer conversion chip.So that the utility model
The quantity for the processor chips 103 that the debugging serial ports connection equipment that embodiment provides can connect further increases.Wherein, sub
Conversion chip 104 can be chip identical with conversion chip 102, for example, can be number or analog switch chip.
When being debugged, main control chip 101 can be to a conversion chip in the multiple conversion chips 102 connected
102 issue control instruction, and then the conversion chip 102 gates connected a sub- conversion chip further according to the control instruction
104, which gates the debugging serial ports an of processor chips 103 again, regard the processor chips 103 as mesh
Mark processor chips.To establish target processor chip to the Debugging message transmission channel between main control chip 101.
The above is only the preferred embodiment of the utility model only, is not intended to limit the protection model of the utility model
It encloses.Any modification, equivalent substitution, improvement and etc. made within the spirit and principle of the present invention, are all contained in this reality
With in novel protection scope.
Claims (9)
1. a kind of debugging serial ports connects equipment characterized by comprising main control chip and conversion chip;
The main control chip is connect with the conversion chip;
The conversion chip is connect with the debugging serial ports of multiple processor chips;
When being debugged, the conversion chip connects the debugging serial ports of target processor chip, establishes the target processor
The connection of chip and the main control chip is transmitted between the main control chip and the debugging serial ports of the target processor chip and is adjusted
Information is tried, the target processor chip is the random processor chip in the multiple processor chips.
2. debugging serial ports according to claim 1 connects equipment, which is characterized in that the main control chip has to external
Mouthful, the external interface is for sending or receiving the Debugging message.
3. debugging serial ports according to claim 2 connects equipment, which is characterized in that the external interface includes: that network connects
Mouth and/or serial line interface and/or bus interface.
4. debugging serial ports according to claim 1 connects equipment, which is characterized in that the main control chip and multiple described turns
Change chip connection;
Each of multiple conversion chips conversion chip, connect with the debugging serial ports of multiple processor chips respectively.
5. debugging serial ports according to any one of claim 1 to 4 connects equipment, which is characterized in that the main control chip
It is set in same integrated circuit board with the conversion chip.
6. debugging serial ports according to any one of claim 1 to 4 connects equipment, which is characterized in that the main control chip
It is set on the first integrated circuit board;
The conversion chip is set on the second integrated circuit board, and is provided with multiple processing on second integrated circuit board
Device chip;
First integrated circuit board is connect with second integrated circuit board.
7. debugging serial ports according to claim 6 connects equipment, which is characterized in that first integrated circuit board with it is multiple
The second integrated circuit board connection.
8. debugging serial ports according to claim 1 connects equipment, which is characterized in that the conversion chip is number or simulation
Switch chip.
9. debugging serial ports according to claim 1 connects equipment, which is characterized in that the debugging serial ports connection equipment is also wrapped
It includes: multiple sub- conversion chips;
The conversion chip connection is connect with the multiple sub- conversion chip;
The sub- conversion chip of each of the multiple sub- conversion chip is connect with the debugging serial ports of the multiple processor chips.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201820902846.8U CN208271170U (en) | 2018-06-12 | 2018-06-12 | A kind of debugging serial ports connection equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201820902846.8U CN208271170U (en) | 2018-06-12 | 2018-06-12 | A kind of debugging serial ports connection equipment |
Publications (1)
Publication Number | Publication Date |
---|---|
CN208271170U true CN208271170U (en) | 2018-12-21 |
Family
ID=64689482
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201820902846.8U Expired - Fee Related CN208271170U (en) | 2018-06-12 | 2018-06-12 | A kind of debugging serial ports connection equipment |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN208271170U (en) |
-
2018
- 2018-06-12 CN CN201820902846.8U patent/CN208271170U/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7774530B2 (en) | Arbitration of memory transfers in a DSP system | |
CN104348673B (en) | A kind of method of commissioning, master control borad and business board | |
CN106170745A (en) | Mobile device connectivity flexibly to the automotive system with usb hub | |
CN108388532A (en) | The AI operations that configurable hardware calculates power accelerate board and its processing method, server | |
CN109739786B (en) | DMA controller and heterogeneous acceleration system | |
CN105868133B (en) | A kind of serial ports remote centralized management method for more node mainboards | |
CN103218337A (en) | SoC (System on Chip) and method for realizing communication between master modules and between slave modules based on wishbone bus | |
CN104899170A (en) | Distributed intelligent platform management bus (IPMB) connection method and ATCA (Advanced Telecom Computing Architecture) machine frame | |
CN113177018B (en) | Server using double-slot CPU | |
CN109446145A (en) | A kind of channel server master board I2C extended chip, circuit and control method | |
CN103067201B (en) | A kind of multi-protocol communication manager | |
CN105491419B (en) | A kind of combination tv and data sharing method | |
CN113220614B (en) | Method, system and medium for self-adaptive management of I2C and I3C devices | |
US10176133B2 (en) | Smart device with no AP | |
CN208271170U (en) | A kind of debugging serial ports connection equipment | |
CN103399839B (en) | Media peripheral interface, electronic device and communication means | |
CN106415653B (en) | A kind of electronic equipment and graphics processor card | |
CN116541329A (en) | Data transmission method, device, equipment and medium | |
CN108090009A (en) | A kind of multimachine method, apparatus of falling machine and system | |
CN111104361B (en) | Serial port number query method and device, computer equipment and storage medium | |
CN207882728U (en) | A kind of control system | |
CN208000578U (en) | A kind of blade type data processing equipment | |
CN110022255A (en) | The ubiquitous electric power platform of internet of things of modularization based on mixing communication network data exchange | |
CN116048893B (en) | Method for testing optical fiber bus interface and related equipment | |
CN111258943A (en) | Circuit, mainboard and equipment of compatible android of single input and OPS equipment internet surfing |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20181221 |
|
CF01 | Termination of patent right due to non-payment of annual fee |