CN207966467U - Pixel circuit and display panel - Google Patents

Pixel circuit and display panel Download PDF

Info

Publication number
CN207966467U
CN207966467U CN201820332956.5U CN201820332956U CN207966467U CN 207966467 U CN207966467 U CN 207966467U CN 201820332956 U CN201820332956 U CN 201820332956U CN 207966467 U CN207966467 U CN 207966467U
Authority
CN
China
Prior art keywords
circuit
signal
transistor
light
emitting component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201820332956.5U
Other languages
Chinese (zh)
Inventor
陈鹏
王梓轩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Hefei Xinsheng Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Hefei Xinsheng Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Hefei Xinsheng Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN201820332956.5U priority Critical patent/CN207966467U/en
Application granted granted Critical
Publication of CN207966467U publication Critical patent/CN207966467U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

A kind of pixel circuit and display panel, the pixel circuit include driving circuit, data write circuit, storage circuit, light-emitting component and biasing circuit.Driving circuit includes control terminal, first end and second end, and the luminous driving current of driving light-emitting component, the second end of the driving circuit receive the first voltage signal at first voltage end in order to control for configuration;Data write circuit is configured to the control terminal of data-signal write driver circuit in response to scanning signal;Storage circuit is configured to the data-signal of storage data write circuit write-in;Light-emitting component is configured to be shone according to driving current;Biasing circuit is configured in response to biasing enabling signal and applies bias voltage to the second end of light-emitting component with by light-emitting component reverse bias according to bias range signal.The pixel circuit can extend the service life of the OLED device of sub-pixel, and in the case where the pixel circuit is used for display panel, without increasing new signal for display panel, it is easy to accomplish.

Description

Pixel circuit and display panel
Technical field
Embodiment of the disclosure is related to a kind of pixel circuit and display panel.
Background technology
Organic Light Emitting Diode (Organic Light Emitting Diode, OLED) display device is due to visual angle It is wide, contrast is high, fast response time and compared to the higher light emission luminance of inorganic light emitting displays part, lower driving voltage Etc. advantages and gradually get more and more people's extensive concerning.Due to These characteristics, Organic Light Emitting Diode (OLED) can be adapted for hand Machine, display, laptop, digital camera, instrument and meter etc. have the device of display function.
Whether the pixel circuit in OLED display generally uses matrix driving mode, draw according in each pixel unit Enter switching component and is divided into active matrix (Active Matrix, AM) driving and passive matrix (Passive Matrix, PM) drive It is dynamic.PMOLED is although simple for process, cost is relatively low, but because of the shortcomings of there are cross-talk, high power consumption, low service life, cannot meet The demand that high Resolution and Large Size is shown.In contrast, AMOLED is integrated with one group in the pixel circuit of each pixel Thin film transistor (TFT) and storage capacitance realize the electricity to flowing through OLED by the drive control to thin film transistor (TFT) and storage capacitance The control of stream, to make OLED shine as needed.Compared to PMOLED, driving current needed for AMOLED is small, the low in energy consumption, service life more Long, the large scale that can meet the more gray scales of high-resolution shows demand.Meanwhile AMOLED is in visible angle, the reduction of color, work( Consumption and response time etc. have apparent advantage, are suitable for high information content, high-resolution display device.
Utility model content
At least one embodiment of the disclosure provides a kind of pixel circuit, including:Driving circuit, data write circuit, storage Circuit, light-emitting component and biasing circuit;Wherein, the driving circuit includes control terminal, first end and second end, and is configured to control The driving current that system drives the light-emitting component luminous, the second end of the driving circuit receive the first voltage at first voltage end Signal;The data write circuit is connect with the control terminal of the driving circuit, and is configured to data in response to scanning signal The control terminal of the driving circuit is written in signal;The first end of the storage circuit is connect with the control terminal of the driving circuit, The second end of the storage circuit is connect with the first end of the driving circuit, is configured to store the data write circuit write-in The data-signal;The first end of the light-emitting component receives the second voltage signal at second voltage end, the light-emitting component Second end connect with the first end of the driving circuit, be configured to according to the driving current shine;The biasing circuit with The second end of the light-emitting component connects, and is configured to shine in response to biasing enabling signal and according to bias range signal to described The second end of element applies bias voltage with by the light-emitting component reverse bias.
For example, in the pixel circuit that one embodiment of the disclosure provides, the biasing circuit includes the first capacitance and first Transistor;First pole of first capacitance is configured to connect with the second end of the light-emitting component, and the of first capacitance Two poles are configured to connect with the first pole of the first transistor;The gate configuration of the first transistor is to start line with biasing To receive the biasing enabling signal, the second pole of the first transistor is configured to connect to receive with bias magnitude line for connection The bias range signal.
For example, in the pixel circuit that one embodiment of the disclosure provides, the driving circuit includes second transistor;It is described Control terminal of the grid of second transistor as the driving circuit, the first pole of the second transistor is as driving electricity The first end on road, the second end of the second pole of the second transistor as the driving circuit.
For example, in the pixel circuit that one embodiment of the disclosure provides, the data write circuit includes third transistor; The gate configuration of the third transistor is to be connect with scan line to receive the scanning signal, the first of the third transistor Pole is configured to connect with data line to receive the data-signal, and the second pole of the third transistor is configured to and the driving The control terminal of circuit connects.
For example, in the pixel circuit that one embodiment of the disclosure provides, the storage circuit includes the second capacitance;Described First end of first pole of two capacitances as the storage circuit, the second pole of second capacitance is as the storage circuit Second end.
For example, the pixel circuit provided in one embodiment of the disclosure includes reset circuit, wherein the reset circuit and institute The control terminal connection for stating driving circuit, is configured to that resetting voltage is applied to the control of the driving circuit in response to reset signal End.
For example, in the pixel circuit that one embodiment of the disclosure provides, the reset circuit includes the 4th transistor;It is described The gate configuration of 4th transistor is to be connect with reset line to receive the reset signal, and the first pole of the 4th transistor is matched Be set to and connect with the control terminal of the driving circuit, the second pole of the 4th transistor be configured to connect with first voltage end with Receive the resetting voltage.
For example, the pixel circuit provided in one embodiment of the disclosure includes emission control circuit, wherein the light emitting control Circuit is connect with the first end of the light-emitting component, is configured to the second of the second voltage end in response to LED control signal Voltage signal is applied to the first end of the light-emitting component.
For example, in the pixel circuit that one embodiment of the disclosure provides, the emission control circuit includes the 5th transistor; The gate configuration of 5th transistor is to be connect with light emitting control line to receive the LED control signal, the 5th crystal First pole of pipe is configured to connect with the second voltage end to receive the second voltage signal, and the of the 5th transistor Two poles are configured to connect with the first end of the light-emitting component.
At least one embodiment of the disclosure also provides a kind of display panel, includes multiple pixel units in array distribution, The pixel unit includes the pixel circuit described in disclosure any embodiment.
For example, the display panel provided in one embodiment of the disclosure includes multi-strip scanning line, wherein the pixel electricity of Nth row The scan line of data write circuit and Nth row in road is connected to receive the scanning signal, inclined in the pixel circuit of Nth row Circuits are connect with the scan line of N-1 rows to receive the scanning signals of N-1 rows as the biasing enabling signal and/or institute Bias range signal is stated, N is the integer more than 1.
For example, in the display panel that one embodiment of the disclosure provides, reset circuit in the pixel circuit of Nth row and the The scan line of N-2 rows connects the scanning signal to receive N-2 rows as the reset signal, and N is the integer more than 2.
Description of the drawings
In order to illustrate more clearly of the technical solution of the embodiment of the present disclosure, will simply be situated between to the attached drawing of embodiment below It continues, it should be apparent that, the accompanying drawings in the following description merely relates to some embodiments of the present disclosure, rather than the limitation to the disclosure.
Fig. 1 is a kind of schematic block diagram for pixel circuit that one embodiment of the disclosure provides;
Fig. 2 is the schematic block diagram for another pixel circuit that one embodiment of the disclosure provides;
Fig. 3 is a kind of exemplary circuit diagram of specific implementation of pixel circuit shown in Fig. 1;
Fig. 4 is a kind of exemplary circuit diagram of specific implementation of pixel circuit shown in Fig. 2;
Fig. 5 is a kind of signal timing diagram for pixel circuit that one embodiment of the disclosure provides;
Fig. 6 A to Fig. 6 C are respectively the circuit diagram that pixel circuit shown in Fig. 3 corresponds to three phases in Fig. 5;
Fig. 7 is the signal timing diagram for another pixel circuit that one embodiment of the disclosure provides;
Fig. 8 is the circuit diagram that pixel circuit corresponds to fourth stage in Fig. 7 shown in Fig. 4;
Fig. 9 is a kind of schematic block diagram for display panel that one embodiment of the disclosure provides;And
Figure 10 is the schematic block diagram for another display panel that one embodiment of the disclosure provides.
Specific implementation mode
To keep the purpose, technical scheme and advantage of the embodiment of the present disclosure clearer, below in conjunction with the embodiment of the present disclosure Attached drawing, the technical solution of the embodiment of the present disclosure is clearly and completely described.Obviously, described embodiment is this public affairs The a part of the embodiment opened, instead of all the embodiments.Based on described embodiment of the disclosure, ordinary skill The every other embodiment that personnel are obtained under the premise of without creative work belongs to the range of disclosure protection.
Unless otherwise defined, the technical term or scientific terminology that the disclosure uses should be tool in disclosure fields There is the ordinary meaning that the personage of general technical ability is understood." first ", " second " and the similar word used in the disclosure is simultaneously It does not indicate that any sequence, quantity or importance, and is used only to distinguish different component parts.Equally, "one", " one " or The similar word such as person's "the" does not indicate that quantity limits yet, but indicates that there are at least one." comprising " or "comprising" etc. are similar Word mean to occur the element before the word either object cover the element for appearing in the word presented hereinafter or object and its It is equivalent, and it is not excluded for other elements or object.The similar word such as " connection " or " connected " be not limited to physics or The connection of person's machinery, but may include electrical connection, either directly or indirectly."upper", "lower", " left side ", " right side " etc. is only used for indicating relative position relation, after the absolute position for being described object changes, then the relative position relation May correspondingly it change.
In display field and lighting area, the service life of OLED device is always the emphasis of all big enterprises' concern.By It is selfluminous element in OLED, aging can occur in luminescence process, brightness is caused to reduce by OLED.The agine mechaism of OLED includes Many factors, such as the deterioration of device inherent shortcoming, OLED device etc..In AMOLED display fields, the pixel for driving OLED There are many types for circuit, such as by 2 thin film transistor (TFT)s (Thin-Film Transistor, TFT) and 1 capacitance The 2T1C circuits of (Capacitor, C) composition, or 4T1C, 4T2C circuit etc. with threshold voltage compensation function.These pictures Plain circuit can not improve the problem of OLED device aging itself, cannot effectively extend the service life of OLED device.
A kind of pixel circuit of at least one embodiment offer of the disclosure and its driving method, display panel.The pixel circuit Reverse differential pressure can be loaded to it after OLED shines, promote to eliminate the defect that OLED is accumulated in the positive pressure stage, so as to improve Thus the problem of OLED device aging itself, plays the effect for the service life for extending OLED device, and by the pixel circuit In the case of for display panel, without increasing new signal for display panel, the use of display panel can be extended Service life, it is easy to accomplish.
In the following, embodiment of the disclosure will be described in detail with reference made to the accompanying drawings.It should be noted that identical in different attached drawings Reference numeral will be for referring to the identical element described.
At least one embodiment of the disclosure provides a kind of pixel circuit, which includes driving circuit, data write-in Circuit, storage circuit, light-emitting component and biasing circuit.The driving circuit includes control terminal, first end and second end, and is configured The driving current for driving the light-emitting component luminous in order to control, the second end of the driving circuit receive the first of first voltage end Voltage signal;The data write circuit is connect with the control terminal of the driving circuit, and being configured to will in response to scanning signal The control terminal of the driving circuit is written in data-signal;The first end of the storage circuit and the control terminal of the driving circuit connect It connects, the second end of the storage circuit is connect with the first end of the driving circuit, is configured to store the data write circuit The data-signal of write-in;The first end of the light-emitting component receives the second voltage signal at second voltage end, described to shine The second end of element is connect with the first end of the driving circuit, is configured to be shone according to the driving current;The biased electrical Road is connect with the second end of the light-emitting component, is configured in response to biasing enabling signal and according to bias range signal to described The second end of light-emitting component applies bias voltage with by the light-emitting component reverse bias.
Fig. 1 is a kind of schematic block diagram for pixel circuit that one embodiment of the disclosure provides.With reference to figure 1, pixel circuit 10 wraps Include driving circuit 100, data write circuit 200, storage circuit 300, reset circuit 400, light-emitting component 500 and biasing circuit 600.Pixel circuit 10 is for example for the sub-pixel of OLED display.
For example, driving circuit 100 includes first end 110, second end 120 and control terminal 130, and configure driving hair in order to control The second end 120 of the luminous driving current of optical element 500, driving circuit 100 receives the first voltage letter of first voltage end VSS Number.The control terminal 130 of driving circuit 100 is connected with first node N1, the first end 110 and second node N2 of driving circuit 100 Connection, the second end 120 of driving circuit 100 are connected to first voltage end VSS (third node N3) to receive first voltage signal. For example, driving circuit 100 can provide driving current to drive light-emitting component 500 to shine to light-emitting component 500, and can be with " gray scale " as needed shines.For example, OLED may be used in light-emitting component 500, and it is configured to and second node N2 and Two voltage end VDD (for example, high level) connections, embodiment of the disclosure includes but not limited to this situation.
For example, data write circuit 200 is connect with the control terminal 130 (first node N1) of driving circuit 100, and it is configured to In response to scanning signal by the control terminal 130 of data-signal write driver circuit 100.For example, data write circuit 200 respectively and Data line (data signal end Vdata), first node N1 and scan line (scanning signal end Vscan (n)) connection.For example, coming The scanning signal of self-scanning signal end Vscan (n) is applied to data write circuit 200 and is opened with controlling data write circuit 200 Whether opening.For example, in data write phase, data write circuit 200 can be opened in response to scanning signal, so as to incite somebody to action Then data-signal can be stored in storage circuit by the control terminal 130 (first node N1) of data-signal write driver circuit 100 In 300, to generate the luminous driving current of driving light-emitting component 500 according to the data-signal.
For example, the first end 310 of storage circuit 300 is connect with the control terminal 130 (first node N1) of driving circuit 100, The second end 320 of storage circuit 300 is connect with the first end 110 (second node N2) of driving circuit 100, is configured to storage data The data-signal that write circuit 200 is written.For example, storage circuit 300 can store the data-signal and utilize the data of storage Signal controls driving circuit 100.
For example, reset circuit 400 is connect with the control terminal 130 (first node N1) of driving circuit 100, be configured in response to Resetting voltage is applied to the control terminal 130 of driving circuit 100 and the first end 310 of storage circuit 300 by reset signal.Example Such as, reset circuit 400 connects with first node N1, first voltage end VSS (third node N3) and reset line (reset terminal Rst) respectively It connects.For example, reset circuit 400 can be opened in response to reset signal, so as to which resetting voltage (is used for reset here Voltage is first voltage signal) it is applied to the control of first node N1, the first end 310 of storage circuit 300 and driving circuit 100 End 130 processed, so as to carry out reset operation to storage circuit 300 and driving circuit 100, the shadow of the glow phase before eliminating It rings.For example, resetting voltage can be provided by first voltage end VSS, it in other embodiments can also be by independently of first voltage The resetting voltage end of VSS is held to provide, thus correspondingly, reset circuit 400 is not connected to first voltage end VSS (third nodes N3 it) is attached to the resetting voltage end, embodiment of the disclosure is not restricted this.For example, first voltage end VSS is low pressure End, for example, ground terminal.For example, according to specific circuit structure, reset circuit 400 can also omit or be integrated into other electricity Lu Zhong.
For example, in a display device, when pixel circuit 10 is arranged in array, N (N is the integer more than 2) row Data write circuit 200 connect with the scan line (scanning signal end Vscan (n)) of Nth row to receive scanning signal, Nth row Reset circuit 400 connect with the scan line (scanning signal end Vscan (n-2)) of N-2 rows with receive N-2 rows scanning letter Number be used as reset signal.This mode is without increasing new signal for conventional display panels, and circuit structure is simple, easily In realization.
For example, light-emitting component 500 includes first end 510 and second end 520, it is configured to be provided according to driving circuit 100 Driving current shines.The first end 510 of light-emitting component 500 is configured to receive the second voltage signal of second voltage end VDD, shines The second end 520 of element 500 is configured to connect with the first end of driving circuit 100 110 (second node N2).
For example, biasing circuit 600 is connect with the second end 520 (second node N2) of light-emitting component 500, be configured in response to It biases enabling signal and bias voltage is applied with by luminous member to the second end 520 of light-emitting component 500 according to bias range signal 500 reverse bias of part.For example, biasing circuit 600 starts line (biasing start end Vb) and bias with second node N2, biasing respectively Magnitude line (bias amplitude end Vamp) connects.For example, the biasing that biasing circuit 600 can be provided in response to biasing start end Vb is opened It moves signal and opens, second end 520 of the bias range signal to be provided according to bias amplitude end Vamp to light-emitting component 500 Apply bias voltage.For example, bias voltage can be not equal to bias range signal.It shines at light-emitting component 500 (for example, OLED) Afterwards, bias voltage is loaded to it makes its reverse bias, can promote to eliminate light-emitting component 500 in the positive pressure stage (for example, the rank that shines Section) accumulation defect, the problem of so as to improve the aging of light-emitting component 500 itself, play and extend 500 service life of light-emitting component Effect.
For example, biasing start end Vb and bias amplitude end Vamp may be coupled to same root signal wire, to make biasing open Dynamic signal and bias range signal are same signal, can simplify circuit design in this way.For example, in a display device, when When pixel circuit 10 is arranged in array, the scan line of the data write circuit 200 and Nth row of N (N is the integer more than 1) row (scanning signal end Vscan (n)) is connected to receive scanning signal, and the biasing circuit 600 and the scan line of N-1 rows of Nth row (are swept Retouch signal end Vscan (n-1)) it connects and is believed using the scanning signal for receiving N-1 rows as biasing enabling signal and/or bias amplitude Number.The scanning signal that pixel circuit 10 can be utilized in this way, without increasing new signal for conventional display panels, electricity Line structure is simple, it is easy to accomplish.
Fig. 2 is the schematic block diagram for another pixel circuit that one embodiment of the disclosure provides.With reference to figure 2, pixel circuit 10 Can also include emission control circuit 700, other structures are substantially the same with pixel circuit shown in Fig. 1 10.Light emitting control Circuit 700 is connect with the first end 510 of light-emitting component 500, is configured to second voltage end VDD's in response to LED control signal Second voltage signal is applied to the first end 510 of light-emitting component 500.For example, emission control circuit 700 respectively with second voltage end The connection of first end 510 of VDD, light emitting control line (light emitting control end Em), light-emitting component 500.For example, in glow phase, shine Control circuit 700 is opened in response to the LED control signal that light emitting control end Em is provided, to which driving circuit 100 can pass through Driving current is applied to light-emitting component 500 so that it shines by emission control circuit 700;And in non-luminescent stage, light emitting control Circuit 700 ends in response to LED control signal, so that it is shone to avoid electric current from flowing through light-emitting component 500, can be with Improve the contrast of corresponding display device.
For example, when driving circuit 100 is embodied as the situation of driving transistor, such as the grid of driving transistor can be made For the control terminal 130 (being connected to first node N1) of driving circuit 100, the first pole (such as source electrode) can be used as driving circuit 100 first end 110 (being connected to second node N2), the second pole (such as drain electrode) can be as the second end of driving circuit 100 120 (being connected to third node N3).
It should be noted that the first voltage end VSS in the presently disclosed embodiments for example keeps input direct-current low level The direct current low level is known as first voltage (can be used as resetting voltage) by signal;Second voltage end VDD for example keeps input direct-current The direct current high level is known as second voltage, and is higher than first voltage by high level signal.Following embodiment is identical with this, no It repeats again.
It should be noted that in the description of the presently disclosed embodiments, symbol Vdata can both indicate data signal end The level of data-signal can be indicated again.Similarly, symbol Rst can not only indicate reset terminal but also can indicate the electricity of reset signal Flat, symbol VSS can not only indicate first voltage end but also can indicate first voltage, and symbol VDD can both indicate second voltage end It can indicate that second voltage, symbol Vb can not only indicate biasing start end but also can indicate the level of biasing enabling signal again, symbol Number Vamp not only can indicate bias amplitude end but also can indicate the level of bias range signal.Following embodiment is identical with this, It repeats no more.
It should be noted that the pixel circuit 10 that each embodiment of the disclosure provides can also be including other with compensation function Circuit structure.Compensation function can realize there is the picture of compensation function by voltage compensation, current compensation or mixed compensation The combination of plain circuit 10 circuit and biasing circuit 600 such as can be 4T1C or 4T2C.For example, in the picture with compensation function In plain circuit 10, data write circuit 200 and compensation circuit cooperation will carry the drive in data-signal and driving circuit 100 The voltage value of the threshold voltage information of dynamic transistor is written to the control terminal 130 of driving circuit 100 and is deposited by storage circuit 300 Storage.The example of specific compensation circuit, I will not elaborate.
The pixel circuit 10 that embodiment of the disclosure provides can load reverse differential pressure after light-emitting component 500 shines to it, Promote to eliminate the defect that accumulates in the positive pressure stage of light-emitting component 500, the problem of so as to improve the aging of light-emitting component 500 itself, Thus the effect for the service life for extending light-emitting component 500 is played, and the case where the pixel circuit 10 is used for display panel Under, without increasing new signal for display panel, it is easy to accomplish.
Fig. 3 is a kind of exemplary circuit diagram of specific implementation of pixel circuit shown in Fig. 1.With reference to figure 3, pixel circuit 10 Including first to fourth transistor T1, T2, T3, T4 and including the first capacitance C1, the second capacitance C2 and light-emitting component L1.Example Such as, second transistor T2 is used as driving transistor, and other transistors are used as switching transistor.For example, light-emitting component L1 It can be various types of OLED, such as the transmitting of top emitting, bottom emitting, bilateral etc., can glow, green light, blue light or white light Deng embodiment of the disclosure is not restricted this.
For example, as shown in figure 3, in more detail, biasing circuit 600 can be implemented as the first capacitance C1 and the first transistor T1.The first pole of first capacitance C1 is configured to connect with the second end of light-emitting component L1 520 (second node N2), the first capacitance C1 The second pole be configured to connect with the first pole of the first transistor T1.The gate configuration of the first transistor T1 be and bias start line (biasing start end Vb) connection is to receive biasing enabling signal, and the second pole of the first transistor T1 is configured to and bias magnitude line (bias amplitude end Vamp) is connected to receive bias range signal.It should be noted that without being limited thereto, biasing circuit 600 also may be used With the circuit being made of other components.
Driving circuit 100 can be implemented as second transistor T2.The grid of second transistor T2 is as driving circuit 100 Control terminal 130 is connected with first node N1;The first pole of second transistor T2 is as the first end 110 of driving circuit 100 and Two node N2 connections;The second pole of second transistor T2 is connected as the second end 120 of driving circuit 100 with third node N3. It should be noted that without being limited thereto, driving circuit 100 can also be the circuit being made of other components, for example, driving circuit 100 can have two groups of driving transistors, for example, two groups of driving transistors can switch over as the case may be.
Data write circuit 200 can be implemented as third transistor T3.The gate configuration of third transistor T3 be and scanning Line (scanning signal end Vscan (n)) is connected to receive scanning signal, and the first pole of third transistor T3 is configured to and data line To receive data-signal, the second pole of third transistor T3 is configured to connect with first node N1 for (data signal end Vdata) connection It connects.It should be noted that without being limited thereto, data write circuit 200 can also be the circuit being made of other components.
Storage circuit 300 can be implemented as the second capacitance C2.The first pole of second capacitance C2 as storage circuit 300 One end 310 is configured to connect with first node N1, and the second pole of the second capacitance C2 is matched as the second end 320 of storage circuit 300 It is set to and is connected with second node N2.It should be noted that without being limited thereto, storage circuit 300 can also be by other component groups At circuit, for example, storage circuit 300 may include two/concatenated capacitances that are connected in parallel to each other.
Reset circuit 400 can be implemented as the 4th transistor T4.The gate configuration of 4th transistor T4 is and reset line is (multiple Position end Rst) it connects to receive reset signal, the first pole of the 4th transistor T4 and the control terminal 130 (first of driving circuit 100 Node N1) connection, the second pole of the 4th transistor T4 is configured to first voltage end VSS (third node N3) connections to receive the One voltage signal (can be used as resetting voltage).It should be noted that without being limited thereto, reset circuit 400 can also be by others The circuit of component composition, for example, reset circuit 400 may be also connected to the second end 520 of light-emitting component 500, for into one Step resets (but not biasing) second end 520 of light-emitting component 500.
Light-emitting component 500 can be implemented as light-emitting component L1 (for example, OLED).Light-emitting component L1 first end (here for Anode) it is configured to connect with second voltage end VDD as the first end 510 of light-emitting component 500 to receive second voltage signal, hair The second end (being here cathode) of optical element L1 is connected and is configured with second node N2 as the second end 520 of light-emitting component 500 To receive driving current from the first end 110 of driving circuit 100.For example, second voltage end VDD keeps input direct-current high level letter Number, i.e. VDD can be high level.For example, in a display panel, when pixel circuit 10 is arranged in array, light-emitting component The anode of L1 may be electrically connected to the same voltage end, that is, use common-anode connection type.
It note that in the explanation of the disclosure, first node N1, second node N2 and third node N3 not indicate practical Existing component, but the related point being electrically connected in representative circuit schematic.
Fig. 4 is a kind of exemplary circuit diagram of specific implementation of pixel circuit shown in Fig. 2.Pixel circuit shown in Fig. 4 10 pixel circuit 10 as shown in figure 3 is substantially the same, further includes the 5th transistor difference lies in pixel circuit 10 shown in Fig. 4 T5 is to realize emission control circuit 700.
For example, as shown in figure 4, in more detail, emission control circuit 700 can be implemented as the 5th transistor T5.5th is brilliant The gate configuration of body pipe T5 is and light emitting control line (light emitting control end Em) connection is to receive LED control signal, the 5th transistor The first pole of T5 is configured to be connected with second voltage end VDD to receive second voltage signal, and the second pole of the 5th transistor T5 is matched It is set to and is connected with the first end of light-emitting component L1.It should be noted that without being limited thereto, emission control circuit 700 can also be by The circuit of other component compositions.
Fig. 5 is a kind of signal timing diagram for pixel circuit that one embodiment of the disclosure provides.With reference to letter shown in fig. 5 Number sequence diagram, illustrates the operation principle of pixel circuit 10 shown in Fig. 3, and here using each transistor as N-type crystalline substance It is illustrated for body pipe, but embodiment of the disclosure is without being limited thereto.
As shown in figure 5, the display process of each frame image includes three phases, respectively reseting stage 1, biasing stage 2 With data write phase 3, the timing waveform of each signal in each stage is shown in figure.
It should be noted that Fig. 6 A to Fig. 6 C, which are respectively pixel circuit 10 shown in Fig. 3, is in the above three stage Schematic diagram.Fig. 6 A are schematic diagram when pixel circuit 10 shown in Fig. 3 is in reseting stage 1, and Fig. 6 B are picture shown in Fig. 3 Plain circuit 10 is in the schematic diagram when biasing stage 2, and Fig. 6 C are that pixel circuit 10 shown in Fig. 3 is in data write phase 3 When schematic diagram.
In addition, being indicated within the corresponding stage in cut-off state, figure with the transistor of broken line representation in Fig. 6 A to Fig. 6 C Dotted line with the arrow indicates current direction of the pixel circuit within the corresponding stage in 6A to Fig. 6 C.It is brilliant shown in Fig. 6 A to Fig. 6 C Body Guan Jun is illustrated by taking N-type transistor as an example, i.e., the grid of each transistor is connected when accessing high level, and low accessing End when level.Following embodiment is identical with this, and is repeated no more.
In reseting stage 1, input reset signal (reset terminal Rst is provided) is to open reset circuit 400, reset circuit 400 By resetting voltage (first voltage end VSS offers) be applied to driving circuit 100 control terminal 130 and storage circuit 300 One end 310, to be resetted to driving circuit 100 and storage circuit 300.
As shown in Fig. 5 and Fig. 6 A, in reseting stage 1, the 4th transistor T4 be reset signal high level conducting;Meanwhile The first transistor T1 is ended by the low level of biasing enabling signal, and third transistor T3 is scanned the low level cut-off of signal, the Two-transistor T2 is ended by the low level of first node N1.
As shown in Figure 6A, it in reseting stage 1, forms one and resets path (as shown in dotted line with the arrow in Fig. 6 A), by In the 4th transistor T4 conductings, resetting voltage can be applied to the grid (first node N1) and the second electricity of second transistor T2 Hold the first pole of C2.Since resetting voltage is low level signal (such as can be grounded or be other low level signals), the second electricity Hold C2 by resetting path electric discharge, to reset second transistor T2 and the second capacitance C2.For example, in a display device In, when pixel circuit 10 is arranged in array, the grid and Nth row of the third transistor T3 of N (N is the integer more than 2) row Scan line (scanning signal end Vscan (n)) connect to receive scanning signal, the grid of the 4th transistor T4 of Nth row and the Scan line (scanning signal end Vscan (the n-2)) connection of N-2 rows is to receive the scanning signals of N-2 rows as reset signal.Phase For conventional display panels, for this mode without increasing new signal, circuit structure is simple, it is easy to accomplish.
After reseting stage 1, the current potential of first node N1 is resetting voltage.Second capacitance C2 is reset, and makes to be stored in Charge discharge in second capacitance C2, to allow the data-signal in follow-up phase more rapidly, to be more reliably stored in In second capacitance C2.Simultaneously as second transistor T2 is ended so that light-emitting component L1 is also reset, so as to so that hair Optical element L1 is shown as black state before data write phase 3 and does not shine, to improve the display dress using above-mentioned pixel circuit 10 The display effects such as the contrast set.
In the biasing stage 2, input biasing enabling signal (biasing start end Vb is provided) is to open biasing circuit 600, biasing Bias voltage is applied to the second end of light-emitting component L1 by circuit 600 according to bias range signal (bias amplitude end Vamp is provided) (second node N2), by light-emitting component L1 reverse bias.
As shown in Fig. 5 and Fig. 6 B, in the biasing stage 2, the first transistor T1 is connected by the high level of biasing enabling signal;Together When, second transistor T2 is ended by the low level of first node N1, and third transistor T3 is scanned the low level cut-off of signal, the Four transistor T4 be reset signal low level cut-off.
As shown in Figure 6B, in the biasing stage 2, a bias path (as shown in dotted line with the arrow in Fig. 6 B) is formed, by It is connected in the first transistor T1, bias range signal can be applied to the second pole of the first capacitance C1.First capacitance C1 is upper The display stage of one frame image is charged, the first pole (second node N2) of the first capacitance C1 and the second of the first capacitance C1 Pole reaches potential balance.When that will be biased range signal and be applied to the second pole of the first capacitance C1, due to the first capacitance C1 from Effect is lifted, the current potential of the first pole (second node N2) of the first capacitance C1 is lifted, so that the current potential of second node N2 More than VDD.Thus bias voltage is applied with to light-emitting component L1, elimination light-emitting component L1 can be promoted in the hair of previous frame image The defect of photophase (positive pressure stage) accumulation the problem of so as to improve light-emitting component L1 aging itself, plays extension and shines member The effect of the service life of part L1.For example, in a display device, when pixel circuit 10 is arranged in array, (N is big to N In 1 integer) row third transistor T3 grid and Nth row scan line (scanning signal end Vscan (n)) connect to receive Scan line (the scanning signal end of scanning signal, the grid of the first transistor T1 of Nth row and/or the second pole and N-1 rows Vscan (n-1)) connection to receive the scanning signals of N-1 rows as biasing enabling signal and/or bias range signal.Relatively For conventional display panels, for this mode without increasing new signal, circuit structure is simple, it is easy to accomplish.
After biasing the stage 2, the current potential of second node N2 is bias voltage.Light-emitting component L1 is reverse biased, to The defect accumulated in the positive pressure stage can be eliminated, the service life of light-emitting component L1 is effectively extended.Also, since biasing starts letter Number high level time it is very short, be less than the resolution capability of human eye, therefore do not interfere with the display dress using above-mentioned pixel circuit 10 The display effect set.
In data write phase 3, (data are believed for input scanning signal (scanning signal end Vscan (n) offers) and data-signal Number end Vdata provide) with turn-on data write circuit 200 and driving circuit 100, data write circuit 200 writes data-signal Enter driving circuit 100,300 memory data signal of storage circuit, light-emitting component L1 shines according to driving current.
As shown in Fig. 5 and Fig. 6 C, in data write phase 3, third transistor T3 is scanned the high level conducting of signal, the Two-transistor T2 is connected by the high level of first node N1;Meanwhile the first transistor T1 is cut by the low level of biasing enabling signal Only, the 4th transistor T4 be reset signal low level cut-off.
As shown in Figure 6 C, in data write phase 3, a data write paths (dotted line with the arrow in such as Fig. 6 C is formed It is shown), data-signal charges to the second capacitance C2 after third transistor T3.As first node N1 and second node N2 Between voltage difference when being more than Vth, second transistor T2 conducting, to make light-emitting component L1 be sent out under the action of driving current Light.It should be noted that Vth indicates the threshold voltage of second transistor T2, due in the present embodiment, second transistor T2 is It is illustrated by taking N-type transistor as an example, so threshold voltage vt h can be a positive value herein.In other embodiments, if Two-transistor T2 is P-type transistor, then threshold voltage vt h can be a negative value.
Specifically, the driving current I of light-emitting component L1 is flowed throughL1Value can be obtained according to following formula:
IL1=K (VGS–Vth)2
In above-mentioned formula, Vth indicates the threshold voltage of second transistor T2, VGSIndicate second transistor T2 grid and Voltage between source electrode (being here the first pole), K are and the relevant constant values of second transistor T2 itself.It follows that flowing through The driving current I of light-emitting component L1L1With VGSRelated, i.e. light-emitting component L1 can believe according to the data being stored in the second capacitance C2 It number shines.
After data write phase 3, the information of voltage with data-signal has been stored in the second capacitance C2, and the Two-transistor T2 provides driving current under the control of the voltage difference of first node N1 and second node N2 for light-emitting component L1, with Light-emitting component L1 is set to shine.It should be noted that in the present embodiment, in data write phase 3, pixel circuit 10 is both by data Signal is written, and shines.In other embodiments, in conjunction with specific circuit structure, data, which are written and shine, to divide It does not realize in two stages, embodiment of the disclosure is not restricted this.
Fig. 7 is the signal timing diagram for another pixel circuit that one embodiment of the disclosure provides.With reference to figure 7, in addition to also wrapping It includes outside glow phase 4, the signal sequence is substantially the same with signal sequence shown in Fig. 5.With reference to signal shown in Fig. 7 Sequence diagram illustrates the operation principle of pixel circuit 10 shown in Fig. 4, and here using each transistor as N-type crystal It is illustrated for pipe, but embodiment of the disclosure is without being limited thereto.
Fig. 8 is the circuit diagram that pixel circuit 10 corresponds to glow phase 4 in Fig. 7 shown in Fig. 4.With void in Fig. 8 The transistor of line mark indicates that dotted line with the arrow in cut-off state, Fig. 8 within the corresponding stage indicates pixel circuit 10 Current direction within the corresponding stage.In reseting stage 1, biasing stage 2 and data write phase 3 and Fig. 5 and Fig. 6 A to Fig. 6 C Shown in pixel circuit 10 operation principle it is substantially the same, details are not described herein again.
In glow phase 4, input LED control signal (light emitting control end Em offers) is to open 700 He of emission control circuit Driving current is applied to light-emitting component L1 so that it shines by driving circuit 100, emission control circuit 700 and driving circuit 100.
As shown in Figure 7 and Figure 8, in glow phase 4, the 5th transistor T5 is connected by the high level of LED control signal, the Two-transistor T2 is connected by the high level of first node N1;Meanwhile the first transistor T1 is cut by the low level of biasing enabling signal Only, third transistor T3 be scanned signal low level cut-off, the 4th transistor T4 be reset signal low level cut-off.
As shown in figure 8, in glow phase 4, a driving light emitting path (as shown in dotted line with the arrow in Fig. 8) is formed, Due to the 5th transistor T5 and second transistor T2 conductings, driving current can be provided to light-emitting component L1, light-emitting component L1 exists It shines under the action of driving current.
It should be noted that in the present embodiment, light-emitting component L1 only shines in glow phase 4, and rank is written in data Section 3 does not shine.Data are written and shine and realize in two stages respectively, advantageously ensure that the integrality of data write-in, and The contrast of corresponding display device can be improved.
It should be noted that the transistor used in the presently disclosed embodiments all can be thin film transistor (TFT) or field-effect Transistor or other characteristics identical switching device are illustrated by taking thin film transistor (TFT) as an example in the presently disclosed embodiments. Here the source electrode of the transistor used, drain electrode can be symmetrical in structure, so its source electrode, drain electrode can be in structure It is not different.In the presently disclosed embodiments, in order to distinguish the two poles of the earth of transistor in addition to grid, directly describe wherein One extremely the first pole, another extremely the second pole.
In addition, it is necessary to which the transistor in pixel circuit 10 shown in explanation, Fig. 3 and Fig. 4 is with N-type transistor For illustrate, at this point, first extremely can be source electrode, second extremely can be drain electrode.Transistor in pixel circuit 10 P-type transistor and N-type transistor can be used only with P-type transistor or mixing, only needed the transistor of selection type simultaneously Port polarity according to the respective transistor in embodiment of the disclosure port polarity accordingly connect.When brilliant using N-type When body pipe, indium gallium zinc (Indium Gallium Zinc Oxide, IGZO) may be used as the active of thin film transistor (TFT) Layer (such as is hydrogenated non-relative to using low temperature polycrystalline silicon (Low Temperature Poly Silicon, LTPS) or non-crystalline silicon Crystal silicon) active layer as thin film transistor (TFT), the size of transistor can be effectively reduced and prevent leakage current.
At least one embodiment of the disclosure also provides a kind of display panel, includes multiple pixel units in array distribution, The pixel unit includes the pixel circuit described in disclosure any embodiment.Pixel circuit in the display panel can be in OLED After shining, reverse differential pressure is loaded to it, promotes to eliminate the defect that OLED is accumulated in the positive pressure stage, so as to improve OLED device sheet Thus the problem of body aging, plays the effect for the service life for extending OLED device, and the display panel is without increasing new letter Number, it is easy to accomplish.
Fig. 9 is a kind of schematic block diagram for display panel that one embodiment of the disclosure provides.With reference to figure 9, display panel 2000 Setting is electrically connected in display device 20, and with gate drivers 2010 and data driver 2030.Display device 20 further includes Timing controller 2020.Display panel 2000 includes intersecting the pixel list limited according to multi-strip scanning line GL and multiple data lines DL First P;Gate drivers 2010 are for driving multi-strip scanning line GL;Data driver 2030 is for driving multiple data lines DL;It is fixed When controller 2020 for handle from 20 externally input image data RGB of display device, at 2030 offer of data driver The image data RGB of reason and export scan control signal GCS and data to gate drivers 2010 and data driver 2030 Signal DCS is controlled, to control gate drivers 2010 and data driver 2030.
For example, display panel 2000 includes multiple pixel unit P, pixel unit P includes being provided in any of the above-described embodiment Pixel circuit 10.E.g., including pixel circuit 10 as shown in Figure 3.For example, it is also possible to including pixel electricity as shown in Figure 4 Road.As shown in figure 9, display panel 2000 further includes multi-strip scanning line GL and multiple data lines DL.For example, pixel unit P settings In the intersection region of scan line GL and data line DL.For example, each pixel unit P is connected to two scan line GL and (provides respectively Scanning signal and LED control signal), a data line DL, the first voltage line for providing first voltage signal, for carrying For the second voltage line of second voltage signal.For example, first voltage line or second voltage line can use corresponding plate common electrical Pole (such as public anode or common cathode) substitutes.It should be noted that illustrating only the pixel unit P of part in fig.9, sweeping Retouch line GL and data line DL.
For example, gate drivers 2010 according to multiple scan control signal GCS from timing controller 2020 to multiple Scan line GL provides multiple gating signals.Multiple gating signals include scanning signal, LED control signal etc..These signals pass through Multiple scan line GL are supplied to each pixel unit P.
For example, data driver 2030 uses reference gamma voltage according to multiple data controls from timing controller 2020 The digital image data RGB inputted from timing controller 2020 is converted into data-signal by signal DCS processed.Data driver 2030 The data-signal of conversion is provided to multiple data lines DL.
For example, timing controller 2020 handles to match display panel 2000 externally input image data RGB Size and resolution ratio, then to the image data that carries that for processing of data driver 2030.2020 use of timing controller is from aobvious 20 externally input synchronizing signal of showing device (such as Dot Clock DCLK, data enable signal DE, horizontal synchronizing signal Hsync with And vertical synchronizing signal Vsync) generate multi-strip scanning control signal GCS and a plurality of data controlling signal DCS.Timing controller 2020 provide the scan control signal GCS generated and data control letter to gate drivers 2010 and data driver 2030 respectively Number DCS, for the control of gate drivers 2010 and data driver 2030.
For example, data driver 2030 can be connect with multiple data lines DL, to provide data-signal;It simultaneously can also be with A plurality of first voltage line is connected with a plurality of second voltage line to provide first voltage signal and second voltage signal respectively.
For example, gate drivers 2010 and data driver 2030 can be implemented as semiconductor chip.The display device 20 Can also include other component, such as signal decoding circuit, voltage conversion circuit etc., these components for example may be used existing Conventional components, I will not elaborate.
For example, display panel 2000 can be applied to e-book, mobile phone, tablet computer, television set, display, notebook In any product or component with display function such as computer, Digital Frame, navigator.
Figure 10 is the schematic block diagram for another display panel that one embodiment of the disclosure provides.With reference to figure 10, multiple pixels Unit P is arranged as multirow, and the specific connection relation of the pixel unit P in example area 3000 is only shown in figure, other pixel lists First P has similar connection relation.
For example, the pixel of N (N is the integer more than 2) row pixel unit P (the pixel unit P in example area 3000) Data write circuit 200 in circuit 10 is connected to a scan line GL (i.e. SN), and the pixel circuit of nth row of pixels unit P Reset circuit 400 in 10 is connected to another scan line GL (i.e. SN-2).For example, another scan line GL (the i.e. SN-2) also with Data write circuit 200 in the pixel circuit 10 of the pixel unit P of N-2 rows connects.Here, data write circuit 200 is not It is specifically indicated in figure.By way of signal multiplexing, without increasing new signal, circuit structure is simple, it is easy to accomplish.
In another example as shown in Figure 10, the data in the pixel circuit 10 of N (N is the integer more than 1) row pixel unit P Write circuit 200 is connected to a scan line GL (i.e. SN), and the biasing circuit in the pixel circuit 10 of nth row of pixels unit P 600 are connected to another scan line GL (i.e. SN-1).For example, another scan line GL (the i.e. SN-1) pixel also with N-1 rows Data write circuit 200 in the pixel circuit 10 of unit P connects.
For example, data line DL (the i.e. D of each rowM、DM-1、DM-2) and this row pixel circuit 10 in data write circuit 200 connections are to provide data-signal.
At least one embodiment of the disclosure also provides a kind of driving method, can be used for that embodiment of the disclosure is driven to provide Pixel circuit 10.The driving method can load it reverse differential pressure after OLED shines, and promote to eliminate OLED in positive pressure rank The defect of section accumulation the problem of so as to improve OLED device aging itself, thus plays the service life for extending OLED device Effect, and without increasing new signal for display panel, it is easy to accomplish.
For example, the driving method includes following operation:
In the biasing stage, input biasing enabling signal is to open biasing circuit 600, and biasing circuit 600 is according to bias amplitude Bias voltage is applied to the second end 520 of light-emitting component 500 by signal, by 500 reverse bias of light-emitting component;
In data write phase, scanning signal and data-signal are inputted with turn-on data write circuit 200 and driving circuit 100, data write circuit 200 is by data-signal write driver circuit 100,300 memory data signal of storage circuit, light-emitting component 500 shine according to driving current.
For example, in the case where pixel circuit 10 further includes reset circuit 400, which further includes reseting stage. In reseting stage, for input reset signal to open reset circuit 400, resetting voltage is applied to driving circuit by reset circuit 400 100 control terminal 130 and the first end 310 of storage circuit 300, to answer driving circuit 100 and storage circuit 300 Position.
For example, in the case where pixel circuit 10 further includes emission control circuit 700, which further includes the rank that shines Section.In glow phase, input LED control signal is to open emission control circuit 700 and driving circuit 100, emission control circuit 700 and driving circuit 100 driving current is applied to light-emitting component 500 so that it shines.For example, further including in pixel circuit 10 In the case of emission control circuit 700, light-emitting component 500 does not shine in data write phase.
It should be noted that the detailed description about the driving method can refer in embodiment of the disclosure for pixel The description of the operation principle of circuit 10, which is not described herein again.
There is the following to need to illustrate:
(1) embodiment of the present disclosure attached drawing relates only to the structure that the embodiment of the present disclosure is related to, and other structures can refer to logical Standing meter.
(2) in the absence of conflict, the feature in embodiment of the disclosure and embodiment can be combined with each other to obtain New embodiment.
The above, the only specific implementation mode of the disclosure, but the protection domain of the disclosure is not limited thereto, this public affairs The protection domain opened should be based on the protection scope of the described claims.

Claims (12)

1. a kind of pixel circuit, which is characterized in that including:Driving circuit, data write circuit, storage circuit, light-emitting component and Biasing circuit;Wherein,
The driving circuit includes control terminal, first end and second end, and configuration drives the light-emitting component to shine in order to control Driving current, the second end of the driving circuit receive the first voltage signal at first voltage end;
The data write circuit is connect with the control terminal of the driving circuit, and is configured to believe data in response to scanning signal The control terminal of number write-in driving circuit;
The first end of the storage circuit is connect with the control terminal of the driving circuit, the second end of the storage circuit with it is described The first end of driving circuit connects, and is configured to store the data-signal of the data write circuit write-in;
The first end of the light-emitting component receives the second voltage signal at second voltage end, the second end of the light-emitting component and institute The first end connection for stating driving circuit, is configured to be shone according to the driving current;
The biasing circuit is connect with the second end of the light-emitting component, is configured in response to biasing enabling signal and according to bias Range signal applies bias voltage with by the light-emitting component reverse bias to the second end of the light-emitting component.
2. pixel circuit according to claim 1, which is characterized in that the biasing circuit includes that the first capacitance and first are brilliant Body pipe;
First pole of first capacitance is configured to connect with the second end of the light-emitting component, the second pole of first capacitance It is configured to connect with the first pole of the first transistor;
The gate configuration of the first transistor is to start line with biasing to connect to receive the biasing enabling signal, described first Second pole of transistor is configured to be connect with bias magnitude line to receive the bias range signal.
3. pixel circuit according to claim 1, which is characterized in that the driving circuit includes second transistor;
Control terminal of the grid of the second transistor as the driving circuit, the first pole of the second transistor is as institute State the first end of driving circuit, the second end of the second pole of the second transistor as the driving circuit.
4. pixel circuit according to claim 1, which is characterized in that the data write circuit includes third transistor;
The gate configuration of the third transistor is to be connect with scan line to receive the scanning signal, the third transistor First pole is configured to connect with data line to receive the data-signal, the second pole of the third transistor be configured to it is described The control terminal of driving circuit connects.
5. pixel circuit according to claim 1, which is characterized in that the storage circuit includes the second capacitance;
First end of first pole of second capacitance as the storage circuit, described in the second pole of second capacitance is used as The second end of storage circuit.
6. pixel circuit according to claim 1, which is characterized in that further include reset circuit,
The reset circuit is connect with the control terminal of the driving circuit, is configured to apply resetting voltage in response to reset signal To the control terminal of the driving circuit.
7. pixel circuit according to claim 6, which is characterized in that the reset circuit includes the 4th transistor;
The gate configuration of 4th transistor is to be connect with reset line to receive the reset signal, the 4th transistor First pole is configured to connect with the control terminal of the driving circuit, and the second pole of the 4th transistor is configured to and first voltage End connection is to receive the resetting voltage.
8. pixel circuit according to claim 1, which is characterized in that further include emission control circuit,
The emission control circuit is connect with the first end of the light-emitting component, and being configured to will be described in response to LED control signal The second voltage signal at second voltage end is applied to the first end of the light-emitting component.
9. pixel circuit according to claim 8, which is characterized in that the emission control circuit includes the 5th transistor;
The gate configuration of 5th transistor is to be connect with light emitting control line to receive the LED control signal, the described 5th First pole of transistor is configured to be connect with the second voltage end to receive the second voltage signal, the 5th transistor The second pole be configured to connect with the first end of the light-emitting component.
10. a kind of display panel, which is characterized in that include multiple pixel units in array distribution, the pixel unit includes Any pixel circuits of claim 1-9.
11. display panel according to claim 10, which is characterized in that further include multi-strip scanning line, wherein Nth row The scan line of data write circuit and Nth row in pixel circuit is connected to receive the scanning signal, the pixel circuit of Nth row In biasing circuit connect with the scan line of N-1 rows to receive the scanning signals of N-1 rows as the biasing enabling signal And/or the bias range signal, N are the integer more than 1.
12. display panel according to claim 11, which is characterized in that reset circuit in the pixel circuit of Nth row with The scan line of N-2 rows connects the scanning signal to receive N-2 rows as reset signal, and N is the integer more than 2.
CN201820332956.5U 2018-03-12 2018-03-12 Pixel circuit and display panel Active CN207966467U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201820332956.5U CN207966467U (en) 2018-03-12 2018-03-12 Pixel circuit and display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201820332956.5U CN207966467U (en) 2018-03-12 2018-03-12 Pixel circuit and display panel

Publications (1)

Publication Number Publication Date
CN207966467U true CN207966467U (en) 2018-10-12

Family

ID=63742126

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201820332956.5U Active CN207966467U (en) 2018-03-12 2018-03-12 Pixel circuit and display panel

Country Status (1)

Country Link
CN (1) CN207966467U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108376534A (en) * 2018-03-12 2018-08-07 京东方科技集团股份有限公司 Pixel circuit and its driving method, display panel
CN109272932A (en) * 2018-11-28 2019-01-25 昆山国显光电有限公司 Pixel circuit and its driving method, display panel, display device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108376534A (en) * 2018-03-12 2018-08-07 京东方科技集团股份有限公司 Pixel circuit and its driving method, display panel
WO2019174228A1 (en) * 2018-03-12 2019-09-19 京东方科技集团股份有限公司 Pixel circuit, driving method therefor, and display panel
US11328668B2 (en) 2018-03-12 2022-05-10 Hefei Xinsheng Optoelectronics Technology Co., Ltd. Pixel circuit and driving method thereof, and display panel
CN108376534B (en) * 2018-03-12 2024-04-09 京东方科技集团股份有限公司 Pixel circuit, driving method thereof and display panel
CN109272932A (en) * 2018-11-28 2019-01-25 昆山国显光电有限公司 Pixel circuit and its driving method, display panel, display device

Similar Documents

Publication Publication Date Title
US11837162B2 (en) Pixel circuit and driving method thereof, display panel
CN207217082U (en) Image element circuit and display device
CN110021263B (en) Pixel circuit, driving method thereof and display panel
CN108597450A (en) Pixel circuit and its driving method, display panel
CN109523956B (en) Pixel circuit, driving method thereof and display device
CN109599062A (en) Pixel circuit and its driving method, display device
CN113838421B (en) Pixel circuit, driving method thereof and display panel
CN104658484B (en) Display device, pixel-driving circuit and its driving method
US10978002B2 (en) Pixel circuit and driving method thereof, and display panel
CN110268465A (en) The driving method of pixel circuit, display panel and pixel circuit
CN108376534A (en) Pixel circuit and its driving method, display panel
CN110021273B (en) Pixel circuit, driving method thereof and display panel
CN110021264A (en) Pixel circuit and its driving method, display panel
CN109872692B (en) Pixel circuit, driving method thereof and display device
CN110010072A (en) Pixel circuit and its driving method, display device
CN109979394A (en) Pixel circuit and its driving method, array substrate and display device
WO2020151007A1 (en) Pixel driving circuit and driving method thereof, and display panel
CN108399895A (en) Display panel and its driving method, display device
CN110246459A (en) Pixel circuit and its driving method, display panel and display device
CN110364119A (en) Pixel circuit and its driving method, display panel
CN109859692A (en) Display driver circuit and its driving method, display panel and display device
CN115691422A (en) Pixel circuit, driving method thereof and display panel
CN207966467U (en) Pixel circuit and display panel

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant