CN207965723U - A kind of time power source that can send out power-off signal in advance restarts circuit - Google Patents

A kind of time power source that can send out power-off signal in advance restarts circuit Download PDF

Info

Publication number
CN207965723U
CN207965723U CN201820001909.2U CN201820001909U CN207965723U CN 207965723 U CN207965723 U CN 207965723U CN 201820001909 U CN201820001909 U CN 201820001909U CN 207965723 U CN207965723 U CN 207965723U
Authority
CN
China
Prior art keywords
pulse stretcher
channel
pin
power
output pin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201820001909.2U
Other languages
Chinese (zh)
Inventor
范才滨
宋昌林
张瑞奎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HUIYUAN OPTICAL COMMUNICATION CO Ltd SICHUAN
Original Assignee
HUIYUAN OPTICAL COMMUNICATION CO Ltd SICHUAN
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HUIYUAN OPTICAL COMMUNICATION CO Ltd SICHUAN filed Critical HUIYUAN OPTICAL COMMUNICATION CO Ltd SICHUAN
Priority to CN201820001909.2U priority Critical patent/CN207965723U/en
Application granted granted Critical
Publication of CN207965723U publication Critical patent/CN207965723U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Power Sources (AREA)

Abstract

The utility model discloses a kind of time power sources that can send out power-off signal in advance to restart circuit, including:Reset chip, divided oscillator device, the first pulse stretcher and gate device and the second pulse stretcher;The reset chip is connected respectively to the two-way input channel of first pulse stretcher with the divided oscillator device, the first pulse stretcher two-way output is connected to described and gate device, carry out mutually with after operation, the wherein input channel that the second pulse stretcher is connected to gate device, it is exported to pin A and B after the second pulse stretcher pulse broadening, pin A realizes prior notice as power-down notice signal;Another input channel for being connected to the second pulse stretcher of pin B is output to power switch after the second pulse stretcher pulse broadening, controls the break-make of power switch, realizes that equipment is restarted.The utility model improves the reliability that power supply is restarted, the impact that the system that is avoided that is powered off suddenly.

Description

A kind of time power source that can send out power-off signal in advance restarts circuit
Technical field
The utility model is related to electronic circuit field more particularly to a kind of time power source weights that can send out power-off signal in advance Open circuit.
Background technology
Currently, electronic equipment is after there is crash state, mainly by manual reset or passes through and feed dog program+reset chip Thermal starting directly is carried out to system.If but under strong electromagnetic interference environment, whether the hot restart of electronic equipment is successful to obtain Ensure to reliable, thereby results in mounted on outer equipment when appearance crashes and restarts unsuccessful, it is necessary to right by manually arriving scene It, which is re-powered, restarts, to increase labor and time cost.In addition, though the electronic device design of a small number of field installations has electricity Function is restarted in source timing automatically, but it is primarily present following defect:One for power supply restart automatically it is processor controlled, if processor Crash situation occurs and thermal starting is unsuccessful, it is also just invalid which restarts function automatically;It is another to restart automatically for power supply It is to be happened in the case that processor has no preparation, the impact for making system be powered off suddenly easily causes the collapse of software systems.
The problems of restart to solve the above electronic equipment, the utility model proposes one kind can sending out power-off in advance The time power source of signal restarts circuit, can not only meet and restart power supply at any time under the control of a processor, can also meet nowhere Timing in the case of reason device participates in is restarted, and two kinds of power supplys restart the signal that can all send out power-off in advance, sometimes so as to processor Between carry out shutdown prepare, the impact for avoiding system from being powered off suddenly.
Utility model content
To solve the above-mentioned problems, the utility model proposes a kind of time power sources that can send out power-off signal in advance to restart electricity Road.
Specifically, a kind of time power source that can send out power-off signal in advance restarts circuit, the time power source restarts circuit Including:Reset chip, divided oscillator device, the first pulse stretcher, the second pulse stretcher and and gate device;The reset chip Reset signal output pin be connected to first pulse stretcher channel 1 negative edge triggering input pin, the frequency dividing The rate-adaptive pacemaker foot of oscillator is connected to the positive edge-triggered input pin in first pulse stretcher channel 2, and described first The low level output pin in the channel 1 of pulse stretcher is respectively connected to described and door device with the low level output pin in channel 2 Two input terminals of part carry out mutually with after operation, and described and gate device output end is connected to the channel 2 of the second pulse stretcher Negative edge triggers input pin, and the output pin in the channel 2 of the second pulse stretcher is two output pins, respectively high level It touches at the positive edge that output pin A and low level output pin B, wherein output pin B are connected to the channel 1 of the second pulse stretcher Input pin is sent out, output pin A is connected to the interrupt interface of processor, realizes prior notice;The channel 1 of second pulse stretcher Low level output pin be connected to power switch, control the break-make of power switch, realize that equipment is restarted.
Preferably, the chip signal of first pulse stretcher and the second pulse stretcher is 74HC123D.
Preferably, the failing edge that second pulse stretcher is inputted by monitoring its channel 2, keeps two of channel 2 defeated The high level for going out the high level output pin A output certain time lengths of one of foot, then restores default level;By adjusting its high electricity The flat duration realizes the time of adjustment power-off prior notice.
Preferably, the rising edge that second pulse stretcher is inputted by monitoring its channel 1, makes the low level in channel 1 Output pin exports the low level of certain time length, which is the duration of power remove;By adjusting Its low level duration realizes the duration of adjustment power remove.
The beneficial effects of the utility model are:This circuit system double insurance realizes that power supply is restarted, reliable and stable.Together When, either power supply is restarted in processor control or self-timing is restarted, and can all be had and be sent out power-off signal in advance to processor, make Processor is carried out power-off and is prepared, the impact for avoiding system from being powered off suddenly.
Description of the drawings
Fig. 1 is this circuit module connection figure;
Fig. 2 is two pulse stretcher part pin figures of this circuit embodiments;
Fig. 3 is two pulse stretcher part logi function charts of this circuit embodiments.
Specific implementation mode
For a clearer understanding of the technical features, objectives and effects of the utility model, existing control description of the drawings Specific embodiment of the present utility model.
As shown in Fig. 1, the present embodiment mainly passes through a divided oscillator device, a reset chip, two pulse broadenings Device and one build with gate device.
Two of which pulse stretcher part type selecting is 74HC123D, and pin figure is shown in attached drawing 2, and logi function chart is Shown in attached drawing 3.
Physical circuit connection relation is the reset signal output pin connection of the reset chip influenced by processor feeding-dog signal To 1 input pin of channel, 1 pin of the first pulse stretcher, monitoring failing edge exports low level;The frequency dividing of divided oscillator device is defeated Go out 2 input pin of channel, 10 pin that foot is connected to the first pulse stretcher, monitoring rising edge exports low level.First pulse exhibition The pulse broadening output in two channels of wide device, i.e., 4 and 12 pins, by being connected respectively to the second pulse with after with gate device phase The channel 2 of 9 pins in the channel 2 of stretcher, the second pulse stretcher monitors failing edge while two output pin A in channel 2(5 Pin)And B(12 pins)High level and low level, level duration 7 seconds or so are exported respectively(Time length is adjustable)So Restore default level respectively afterwards.The high level of 2 output pin A outputs of channel is output to the interruption of processor as power-down notice signal Interface, the duration of level are just powered off the time of prior notice;2 output pin B of channel is then connected to the logical of pulse stretcher 2 2 pins in road 1, monitoring rising edge export low level, low duration 14 seconds or so(Time length is adjustable), channel 1 This low level of 4 pin of output pin be connected to the duration that power switch is exactly power remove.
It should be noted that for each embodiment of the method above-mentioned, for simple description, therefore it is all expressed as to a system The combination of actions of row, but those skilled in the art should understand that, the application is not limited by the described action sequence, because For according to the application, certain some step can be performed in other orders or simultaneously.Secondly, those skilled in the art also should Know, embodiment described in this description belongs to preferred embodiment, involved action and unit not necessarily this Shen It please be necessary.
In the above-described embodiments, it all emphasizes particularly on different fields to the description of each embodiment, is not described in some embodiment Part, may refer to the associated description of other embodiment.
One of ordinary skill in the art will appreciate that realizing all or part of flow in above-described embodiment method, being can be with Relevant hardware is instructed to complete by computer program, the program can be stored in computer read/write memory medium In, the program is when being executed, it may include such as the flow of the embodiment of above-mentioned each method.Wherein, the storage medium can be magnetic Dish, CD, ROM, RAM etc..
Above disclosures are merely preferred embodiments of the utility model, with this utility model cannot be limited certainly Interest field, therefore equivalent variations made according to the claim of the utility model still fall within the scope of the utility model.

Claims (3)

1. a kind of time power source that can send out power-off signal in advance restarts circuit, which is characterized in that the time power source restarts electricity Road includes:Reset chip, divided oscillator device, the first pulse stretcher, the second pulse stretcher and and gate device;The reset coil The reset signal output pin of piece be connected to the channel 1 of first pulse stretcher negative edge triggering input pin, described point The rate-adaptive pacemaker foot of frequency oscillator is connected to the positive edge-triggered input pin in first pulse stretcher channel 2, and described The low level output pin in the channel 1 of one pulse stretcher is respectively connected to described and door with the low level output pin in channel 2 Two input terminals of device carry out mutually with after operation, and described and gate device output end is connected to the channel 2 of the second pulse stretcher Negative edge trigger input pin, the output pin in the channel 2 of the second pulse stretcher is two output pins, respectively high electricity Flat output pin A and low level output pin B, wherein output pin B are connected to the positive edge in the channel 1 of the second pulse stretcher Input pin is triggered, output pin A is connected to the interrupt interface of processor, realizes prior notice;Second pulse stretcher leads to The low level output pin in road 1 is connected to equipment power switch, controls the break-make of power switch, realizes that equipment is restarted.
2. a kind of time power source that can send out power-off signal in advance as described in claim 1 restarts circuit, which is characterized in that institute The failing edge that the second pulse stretcher is inputted by monitoring its channel 2 is stated, keeps the high level of one of two output pins in channel 2 defeated Go out the pin A output adjustable high level of duration, then restores default level;Tune is realized by adjusting the duration of its high level The time of whole power-off prior notice.
3. a kind of time power source that can send out power-off signal in advance as described in claim 1 restarts circuit, which is characterized in that institute State the rising edge that the second pulse stretcher is inputted by monitoring its channel 1, the duration for making the low level output pin in channel 1 export Adjustable low level, the low duration are the duration of power remove;When low level lasting by adjusting its Between realize adjustment power remove duration.
CN201820001909.2U 2018-01-02 2018-01-02 A kind of time power source that can send out power-off signal in advance restarts circuit Expired - Fee Related CN207965723U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201820001909.2U CN207965723U (en) 2018-01-02 2018-01-02 A kind of time power source that can send out power-off signal in advance restarts circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201820001909.2U CN207965723U (en) 2018-01-02 2018-01-02 A kind of time power source that can send out power-off signal in advance restarts circuit

Publications (1)

Publication Number Publication Date
CN207965723U true CN207965723U (en) 2018-10-12

Family

ID=63730334

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201820001909.2U Expired - Fee Related CN207965723U (en) 2018-01-02 2018-01-02 A kind of time power source that can send out power-off signal in advance restarts circuit

Country Status (1)

Country Link
CN (1) CN207965723U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110045199A (en) * 2019-03-20 2019-07-23 杭州通鉴科技有限公司 A kind of EFT/ESD/CS analysis of electromagnetic interference instrument

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110045199A (en) * 2019-03-20 2019-07-23 杭州通鉴科技有限公司 A kind of EFT/ESD/CS analysis of electromagnetic interference instrument
CN110045199B (en) * 2019-03-20 2024-05-03 杭州通鉴科技有限公司 EFT/ESD/CS electromagnetic interference analyzer

Similar Documents

Publication Publication Date Title
US10057856B2 (en) Wake-up control method and apparatus, and terminal device
US7987389B2 (en) System and method for testing sleep and wake functions of computer
CN107122032A (en) Terminal, crash reset control circuit and method
US8627132B2 (en) Autonomous multi-device event synchronization and sequencing technique eliminating master and slave assignments
CN105227215A (en) A kind of power carrier communication device and control method thereof
US8659563B2 (en) Electronic device with a page turning function during a sleep mode of the electronic device
WO2022227423A1 (en) Low-power-consumption control system and method, and computer device and readable storage medium
US10719331B2 (en) Stand-by mode of an electronic circuit
US20170344052A1 (en) Dual window watchdog timer
CN207965723U (en) A kind of time power source that can send out power-off signal in advance restarts circuit
US8010818B2 (en) Power efficient method for controlling an oscillator in a low power synchronous system with an asynchronous I2C bus
CN110750374A (en) Watchdog circuit and control method thereof
CN110096105B (en) Method for controlling power supply unit
WO2016110834A1 (en) Method of controlling volatile memory and system thereof
CN107703810B (en) Self-locking electronic switch
US9501113B2 (en) Voltage detection system and controlling method of the same
CN208316365U (en) A kind of power down time extends circuit and power control circuit
TWI516901B (en) A method and apparatus for fast wake-up of analog biases
JP2023093338A (en) Intermittently Optimized Turbo Boost Technology
CN203537357U (en) Simple time delay switching circuit
CN102213971A (en) Time sequence control circuit and front-end bus power supply with time sequence control circuit
CN106557138B (en) Servo-system and random start device
CN115176374A (en) Battery management system and communication method thereof
US20230237004A1 (en) System and method for controlling a computer to receive external data for out-of-band management
CN217767384U (en) Incoming call automatic starting circuit and electronic equipment

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20181012

Termination date: 20220102

CF01 Termination of patent right due to non-payment of annual fee