CN207456646U - Precision resister synthesis system - Google Patents

Precision resister synthesis system Download PDF

Info

Publication number
CN207456646U
CN207456646U CN201721211702.XU CN201721211702U CN207456646U CN 207456646 U CN207456646 U CN 207456646U CN 201721211702 U CN201721211702 U CN 201721211702U CN 207456646 U CN207456646 U CN 207456646U
Authority
CN
China
Prior art keywords
resistance
operational amplifier
chips
measuring
simulation device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201721211702.XU
Other languages
Chinese (zh)
Inventor
张俭平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Gansu Far Effect Science And Technology Information Consulting Co Ltd
Original Assignee
Gansu Far Effect Science And Technology Information Consulting Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gansu Far Effect Science And Technology Information Consulting Co Ltd filed Critical Gansu Far Effect Science And Technology Information Consulting Co Ltd
Priority to CN201721211702.XU priority Critical patent/CN207456646U/en
Application granted granted Critical
Publication of CN207456646U publication Critical patent/CN207456646U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Measurement Of Resistance Or Impedance (AREA)

Abstract

The utility model discloses precision resister synthesis systems, are related to resistance synthesis field;Including:Master controller, multiple resistance simulation devices and the combined resistance corresponding to the resistance simulation device;The master controller is with to sending required resistance signal per resistance simulation device all the way;The resistance simulation device is for receiving a resistance signal, and the ratio for the voltage and electric current for changing place branch forms a virtual resistance Rx;The combined resistance is synthesized by receiving different input voltages and input current progress resistance.The utility model combiner circuit is simple in structure to carry out resistance adjustment instead of traditional resistance box, and the Standard resistance range of combined resistance is big;The resistance stability of synthesis is good, it is not easy to be influenced by external condition and change the resistance of synthesis;It is and more convenient by remote control progress resistance synthesis adjustment.

Description

Precision resister synthesis system
Technical field
The utility model is related to resistance to synthesize field, especially precision resister synthesis system.
Background technology
Temperature directly affects the important technicals index such as safety in production, production efficiency, product quality, energy-saving and emission-reduction. It is temperature controlled premise that accurate measurement is carried out to temperature.In numerous temp measuring methods, more common method is Thermistor Temperature Measurement Method, the method have many advantages, such as that measurement range is big, performance is stable, high sensitivity, easy to install.
In order to which the measuring circuit to thermal resistance sensor or instrument are demarcated to being verified, it is necessary to which automatic imitation is corresponding electric Resistance.Conventional method is mainly using resistance box or has the prover of fixed value resistance.Although its resistance of resistance box is continuously adjustable, It can only manually rather than numerical control is adjusted;Some temperature provers control semiconductor resistor by digital regulation resistance, seal in Contact resistance and conducting resistance, stability is poor, and resistance value is inaccurate.
Utility model content
The purpose of the utility model is to overcome the deficiencies in the prior art, provide a kind of precision resister synthesis system, real Existing combiner circuit is simple in structure to carry out resistance adjustment instead of traditional resistance box, and the Standard resistance range of combined resistance is big; The resistance stability of synthesis is good, it is not easy to be influenced by external condition and change the resistance of synthesis;And pass through remote control It is more convenient to carry out resistance synthesis adjustment.
The purpose of this utility model is achieved through the following technical solutions:Precision resister synthesis system, including:It is main Controller, multiple resistance simulation devices and the combined resistance corresponding to the resistance simulation device;
The master controller is with to sending required resistance signal per resistance simulation device all the way;
The resistance simulation device changes the place voltage of branch and the ratio of electric current for receiving a resistance signal Value forms a virtual resistance Rx
The combined resistance is synthesized by receiving different input voltages and input current progress resistance.
Further, the combined resistance includes at least:First operational amplifier, second operational amplifier, D/A conversions Circuit, measuring resistance circuit, first switch and second switch;
The end in the same direction of first operational amplifier is connected with the output terminal of resistance simulation device, the first operational amplifier Output terminal is connected with the input terminal of D/A conversion circuits, the output terminal of D/A conversion circuits and the end phase in the same direction of second operational amplifier Even, the end in the same direction of second operational amplifier is connected with one end of first switch, and the output terminal of second operational amplifier is opened with second One end of pass is connected, and the one end of the other end of first switch, the other end of second switch respectively with measuring resistance circuit is connected, mark The other end of quasi- resistance circuit is connected with the output terminal of resistance simulation device.
Further, the measuring resistance circuit includes at least the first measuring resistance, the second measuring resistance, the 3rd standard electric Resistance and/or the 4th measuring resistance, first measuring resistance, the second measuring resistance, the 3rd measuring resistance and/or the 4th standard electric The resistance value of resistance is respectively 10 Ω, 100 Ω, 1000 Ω and/or 10000 Ω.
Further, the D/A conversion circuits include at least:First D/A chips, the 2nd D/A chips and the 3rd computing Amplifier;
The output terminal of first operational amplifier is connected with the first D/A chips with one end of the 2nd D/A chips parallel connection, the first D/ A chips are connected with the other end of the 2nd D/A chips parallel connection with the backward end of the 3rd amplifier, and the output terminal of the 3rd amplifier is connected It is connected with the backward end of second operational amplifier.
Further, the first D/A chips, the 2nd D/A chips are the D/A chips of 16.
Further, the master controller is industrial personal computer.
Further, the resistance simulation device is regulated power supply and/or one-port network circuit.
The beneficial effects of the utility model are:The utility model combiner circuit is simple in structure to be come instead of traditional resistance box Resistance adjustment is carried out, and the Standard resistance range of combined resistance is big;The resistance stability of synthesis is good, it is not easy to be influenced by external condition And change the resistance of synthesis;It is and more convenient by remote control progress resistance synthesis adjustment.
Description of the drawings
Fig. 1 is the block diagram of precision resister synthesis system one embodiment;
Fig. 2 is the circuit diagram of combined resistance one embodiment;
Fig. 3 is the circuit diagram of D/A conversion circuit one embodiment.
Specific embodiment
The technical solution of the utility model, but the scope of protection of the utility model are described in further detail below in conjunction with the accompanying drawings It is not limited to as described below.
As shown in Figure 1, the block diagram of precision resister synthesis system one embodiment specifically includes:Master controller, Duo Ge electricity Hinder simulator and the combined resistance corresponding to the resistance simulation device;The master controller is with to per resistance all the way Simulator sends required resistance signal;The resistance simulation device changes for receiving a resistance signal The voltage of place branch and the ratio of electric current form a virtual resistance Rx;The combined resistance is by receiving different input voltages Resistance is carried out with input current to synthesize.
Preferably, the resistance simulation device uses an one-port network circuit, and the one-port network circuit refers to only two The lattice network that a terminal is connected with other circuits is known as single-terminal-pair circuit;Utilize one-port network circuit combined resistance Main theoretical basis of the reform of Chinese economic structure is Ohm's law:R=U/I, that is, the voltage and current ratio for changing one-port network both ends obtain equivalent electricity Resistance value is hindered, during by other circuitry insteads of one-port network circuit equivalent, does not interfere with the branch voltage and electricity of circuit rest part Stream, but due to the reduction of circuit scale, then can simplify the analysis and calculating of circuit.
As shown in Fig. 2, the circuit diagram of combined resistance one embodiment specifically includes:First operational amplifier A 1, Two operational amplifier As 2, D/A conversion circuits, measuring resistance circuit, first switch and second switch.First operation amplifier The end in the same direction of device is connected with the output terminal of resistance simulation device, and the output terminal of the first operational amplifier is defeated with D/A conversion circuits Enter end to be connected, the output terminals of D/A conversion circuits is connected with the end in the same direction of second operational amplifier, second operational amplifier it is reversed End is connected with one end of first switch, and the output terminal of second operational amplifier is connected with one end of second switch, first switch The one end of the other end, the other end of second switch respectively with measuring resistance circuit is connected, the other end and the electricity of measuring resistance circuit The output terminal of resistance simulator is connected.The resistance value of measuring resistance is Rx, the resistance value of combined resistance is ReBy two operational amplifiers A1, A2 are connected into voltage follower, to increase input impedance, reduce output impedance.
Preferably, measuring resistance circuit includes at least the first measuring resistance Rx1, the second measuring resistance Rx2, the 3rd standard electric Hinder Rx3And/or the 4th measuring resistance Rx4, the first measuring resistance Rx1, the second measuring resistance Rx2, the 3rd measuring resistance Rx3With/ Or the 4th measuring resistance Rx4Resistance value be respectively 10 Ω, 100 Ω, 1000 Ω and/or 10000 Ω, pass through switching standards resistance electricity First switch S1 and second switch S2 and then realize to the resistance value of combined resistance to be R in roadeResistance value adjustment, can realize adaptation The Standard resistance range of combined resistance needed for different circuits.
That need to illustrate is combined resistance R in the example showneIt is really existing not to be, so with dotted line by its into Row represent, resistance simulation device use an one-port network circuit, the one-port network circuit refer to only there are two terminal with it is other The lattice network that circuit is connected is known as single-terminal-pair circuit;Utilize the main theoretical basis of the reform of Chinese economic structure of one-port network circuit combined resistance It is Ohm's law:It is described that R=U/I, the i.e. voltage at change one-port network both ends obtain equivalent resistance with current ratio Combined resistance Re
As shown in figure 3, the circuit diagram of D/A conversion circuit one embodiment specifically includes:First resistor R1, second Resistance R2,3rd resistor R3, the 4th resistance R4, the 5th resistance R5, the 6th resistance R6, the 7th resistance R7, the first D/A chips, Two D/A chips and the 3rd operational amplifier A 3;The output terminal of first operational amplifier respectively with one end of first resistor and One end of two D/A chips is connected, the other end of first resistor respectively with one end of the first D/A chips and one end of second resistance R2 It is connected, the other end of second resistance R2 is connected to the ground, and the other end of the first D/A chips is connected with one end of the 4th resistance R4, the The other end of two D/A chips is connected with one end of 3rd resistor R3, the other end of 3rd resistor R3, the 4th resistance R4 it is another End be connected with the backward end of the 3rd operational amplifier A 3, the other end of the 3rd resistor R3, the other end of the 4th resistance R4 and One end of the 5th resistance R5, the other end ground connection of the 5th resistance R5 are also connected between the backward end of 3rd operational amplifier A 3;The The end in the same direction of three operational amplifier As 3 connects one end of the 6th resistance R6 and one end of the 7th resistance R7 respectively, the 6th resistance R6's The other end is grounded, and the other end of the 7th resistance R7 is connected with the output terminal of the 3rd operational amplifier A 3.
Preferably, the first D/A chips, the 2nd D/A chips use the D/A chips of 16, can be by adjusting D/A The conversion coefficient K of integrated chip changes the resistance value of combined resistance, and the fineness adjustment of combined resistance and D/A integrated chips Resolution ratio is related, and the digit of D/A integrated chips is bigger, and the fineness adjustment of combined resistance is higher, and precision is also higher.But high-resolution The D/A integrated chips of rate are expensive, the D/A integrated chips of especially 20 or more.In order to solve between resolution ratio and cost Contradiction, the present apparatus is by the way of 24 bit resolutions are realized by the D/A of two panels 16.
Finally illustrate, the above embodiments are merely illustrative of the technical solutions of the present invention and it is unrestricted, although with reference to compared with The present invention is described in detail in good embodiment, it will be understood by those of ordinary skill in the art that, it can be to the skill of the present invention Art scheme is modified or replaced equivalently, and without departing from the objective and scope of technical solution of the present invention, should all be covered at this Among the right of invention.

Claims (7)

1. precision resister synthesis system, which is characterized in that including:Master controller, multiple resistance simulation devices and with it is described Combined resistance corresponding to resistance simulation device;
The master controller is with to sending required resistance signal per resistance simulation device all the way;
The resistance simulation device changes the place voltage of branch and the ratio shape of electric current for receiving a resistance signal Into a virtual resistance Rx
The combined resistance is synthesized by receiving different input voltages and input current progress resistance.
2. precision resister synthesis system according to claim 1, which is characterized in that the combined resistance includes at least: First operational amplifier, second operational amplifier, D/A conversion circuits, measuring resistance circuit, first switch and second switch;
The end in the same direction of first operational amplifier is connected with the output terminal of resistance simulation device, the output of the first operational amplifier End is connected with the input terminal of D/A conversion circuits, and the output terminal of D/A conversion circuits is connected with the end in the same direction of second operational amplifier, The end in the same direction of second operational amplifier is connected with one end of first switch, the output terminal of second operational amplifier and second switch One end is connected, and the one end of the other end of first switch, the other end of second switch respectively with measuring resistance circuit is connected, standard electric The other end of resistance circuit is connected with the output terminal of resistance simulation device.
3. precision resister synthesis system according to claim 2, which is characterized in that the measuring resistance circuit at least wraps Include the first measuring resistance, the second measuring resistance, the 3rd measuring resistance and/or the 4th measuring resistance, first measuring resistance, The resistance value of two measuring resistances, the 3rd measuring resistance and/or the 4th measuring resistance be respectively 10 Ω, 100 Ω, 1000 Ω and/or 10000Ω。
4. precision resister synthesis system according to claim 2, which is characterized in that the D/A conversion circuits at least wrap It includes:First D/A chips, the 2nd D/A chips and the 3rd operational amplifier;
The output terminal of first operational amplifier is connected with the first D/A chips with one end of the 2nd D/A chips parallel connection, the first D/A cores Piece is connected with the other end of the 2nd D/A chips parallel connection with the backward end of the 3rd amplifier, the output terminal of the 3rd amplifier be connected with The backward end of second operational amplifier is connected.
5. precision resister synthesis system according to claim 4, it is characterised in that:The first D/A chips, the 2nd D/ A chips are the D/A chips of 16.
6. precision resister synthesis system according to claim 1, it is characterised in that:The master controller is industrial personal computer.
7. precision resister synthesis system according to claim 1, it is characterised in that:The resistance simulation device is voltage stabilizing Power supply and/or one-port network circuit.
CN201721211702.XU 2017-09-21 2017-09-21 Precision resister synthesis system Expired - Fee Related CN207456646U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201721211702.XU CN207456646U (en) 2017-09-21 2017-09-21 Precision resister synthesis system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201721211702.XU CN207456646U (en) 2017-09-21 2017-09-21 Precision resister synthesis system

Publications (1)

Publication Number Publication Date
CN207456646U true CN207456646U (en) 2018-06-05

Family

ID=62283598

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201721211702.XU Expired - Fee Related CN207456646U (en) 2017-09-21 2017-09-21 Precision resister synthesis system

Country Status (1)

Country Link
CN (1) CN207456646U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109709362A (en) * 2019-01-18 2019-05-03 南京优倍电气有限公司 The circuit of artifical resistance is realized using DAC

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109709362A (en) * 2019-01-18 2019-05-03 南京优倍电气有限公司 The circuit of artifical resistance is realized using DAC

Similar Documents

Publication Publication Date Title
CN101498749B (en) Accurate resistor measuring apparatus and method thereof
CN107941363B (en) Temperature pick-up device and method based on program-controlled double constant-current supplies
CN108919158A (en) The field calibration method of AC Substation transient voltage non-contact measurement apparatus
CN207456646U (en) Precision resister synthesis system
CN101629994A (en) Method for automatically calibrating terminal in batch
CN103986167A (en) Reactive compensation device and reactive compensation method
CN102541117B (en) Multipath temperature control device for ion mobility spectrometer
CN207882786U (en) A kind of programme control precision adjustable direct voltage source
CN205103697U (en) Complete many reference voltage of voltage range holding control circuit
CN107655590A (en) Precision resister synthesis system
CN202836818U (en) Temperature data collection module
CN203312823U (en) Self-coupling voltage regulating type reactive compensation device
CN203385769U (en) Photovoltaic conflux case direct current adjusting test device
CN202600479U (en) Device for debugging actuator by using digital multimeter
CN203479906U (en) Four-wire system Pt100 resistor measuring circuit
CN103424138B (en) Combined resistance formula instrument calibration device
CN102879124A (en) Temperature acquisition module
CN203658566U (en) Novel microwave small-power calibration system based on SYSTEM II
CN203287022U (en) Strain sensor simulator
CN202974490U (en) PT1000 temperature transmitter
CN207923984U (en) A kind of wireless Rogowski coil integrator
CN203464949U (en) Combined resistance type instrument calibrator
CN203705550U (en) Thermistor tester
CN207688813U (en) A kind of conditioning amplifying circuit and use its length detecting and controlling system
CN207601291U (en) A kind of DC voltage transmitter calibrated using digital form

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180605

Termination date: 20180921