CN206849500U - It is grouped programmed circuit - Google Patents
It is grouped programmed circuit Download PDFInfo
- Publication number
- CN206849500U CN206849500U CN201621201849.6U CN201621201849U CN206849500U CN 206849500 U CN206849500 U CN 206849500U CN 201621201849 U CN201621201849 U CN 201621201849U CN 206849500 U CN206849500 U CN 206849500U
- Authority
- CN
- China
- Prior art keywords
- signal
- module
- group
- judge
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The utility model discloses one kind to be grouped programmed circuit, and the packet programmed circuit includes：First module, first module are used to judge signal with the Part I according to input data, generation first；Second module, second module are used for the Part II according to input data, produce second and judge signal；3rd module, the 3rd module are used to, according to data are fully entered, produce the 3rd and judge signal；And packet programming module, the packet programming module is used to judge that signal, second judge signal and the 3rd judge signal according to first, carries out packet programming to the whole input datas, thus, programming time can be saved under limited electric charge pump capacity, improves programming efficiency.
Description
Technical field
It the utility model is related to field of semiconductor memory, more particularly to a kind of packet programmed circuit.
Background technology
In recent years, as the fast development of consumer electronics product, increasing portable digital product increasingly melt
Enter in daily life, be greatly enriched the spare-time cultural life of people.Wherein with digital camera, mobile phone and USB flash disk
Related product for representative is the most practical and universalness.These products are used as most basic number using semiconductor memory (flash memory)
According to storage medium.The semiconductor memory is when being programmed operation, it is necessary to the electric current of charge pump be consumed, however, charge pump
The ability of output current has certain limitations, thus when in programming data include effective data number it is larger when, required volume
The journey time is longer, and under limited electric charge pump capacity, programming efficiency is relatively low.
Utility model content
The technical problems to be solved in the utility model is to provide a kind of packet programmed circuit, and it can solve to work as programming data
In the high level number that includes it is larger when, required programming time is longer, and under limited electric charge pump capacity, programming efficiency is relatively low
The problem of.
In order to solve the above-mentioned technical problem, the utility model provides a kind of packet programmed circuit, including：First module,
First module is used for the Part I according to input data, produces first and judges signal；Second module, second module
For the Part II according to input data, produce second and judge signal；3rd module, the 3rd module are used for according to whole
Input data, produce the 3rd and judge signal；And packet programming module, the packet programming module are used to judge to believe according to first
Number, second judge signal and the 3rd judge signal, packet programming is carried out to all input datas, wherein the input number
According to including and only include the Part I and the Part II, the data in the Part I and the Part II are held
Measure it is equal, and between each other no data intersect.
Preferably, first module includes：First statistical module, first statistical module are used for input data
Low-level data in Part I is counted, and obtains the first statistical result；And first judge module, described first sentences
Disconnected module according to the judgement to first statistical result respectively obtain level it is different first judge signal, described first counts
When being as a result less than or equal to first threshold, the first judge module output first judges signal for high level, otherwise, described first
Judge module output first judges signal for low level.
Preferably, second module includes：Second statistical module, second statistical module are used for input data
Low-level data in Part II is counted, and obtains the second statistical result；And second judge module, described second sentences
Disconnected module according to the judgement to second statistical result respectively obtain level it is different second judge signal, described second counts
When being as a result less than or equal to first threshold, the second judge module output second judges signal for high level, otherwise, described second
Judge module output second judges signal for low level.
Preferably, the 3rd module includes：3rd statistical module, the 3rd statistical module are used for described in whole
Low-level data in input data is counted, and obtains the 3rd statistical result；And the 3rd judge module, the described 3rd sentences
Disconnected module according to the judgement to the 3rd statistical result respectively obtain level it is different the 3rd judge signal, the described 3rd counts
When being as a result less than or equal to first threshold, the 3rd judge module output the 3rd judges signal for high level, otherwise, the described 3rd
Judge module output the 3rd judges signal for low level.
Preferably, described first judges signal for high level, and described second judges that signal is sentenced for high level and the described 3rd
When break signal is high level, all the input data is assigned to first group and is programmed.
Preferably, described first judges signal for high level, and described second judges that signal is sentenced for high level and the described 3rd
When break signal is low level, the Part I of the input data is assigned to first group, the Part II of the input data
Be assigned to second group, described first group and it is described second group in data be programmed simultaneously.
Preferably, described first judges signal for high level, and described second judges that signal is sentenced for low level and the described 3rd
When break signal is low level, the Part I of the input data is assigned to first group, the Part II of the input data
Be averaged and be assigned to second group and the 3rd group, described first group, it is described second group and it is described 3rd group in data enter simultaneously
Row programming.
Preferably, described first judges signal for low level, and described second judges that signal is sentenced for high level and the described 3rd
When break signal is low level, the Part I of the input data, which is averaged, is assigned to first group and second group, the input number
According to Part II be assigned to the 3rd group, described first group, it is described second group and it is described 3rd group in data enter simultaneously
Row programming.
Preferably, described first judges signal for low level, and described second judges that signal is sentenced for low level and the described 3rd
When break signal is low level, the Part I of the input data, which is averaged, is assigned to first group and second group, the input number
According to Part II be averaged and be assigned to the 3rd group and the 4th group, described first group, described second group, the 3rd group and the institute
State the data in the 4th group while be programmed.
After the technical solution of the utility model, programming time can be saved under limited electric charge pump capacity, improved
Programming efficiency.
Brief description of the drawings
By the description to utility model embodiment referring to the drawings, of the present utility model above-mentioned and other purposes,
Feature and advantage will be apparent from, in the accompanying drawings：
Fig. 1 shows the schematic block diagram for the packet programmed circuit that the embodiment of the utility model one provides.
Fig. 2 is shown corresponding to the packet table of comparisons that programmed circuit is grouped shown in Fig. 1.
Embodiment
The utility model is described below based on embodiment, but the utility model is not restricted to these implementations
Example.It is detailed to describe some specific detail sections below in the detailed description of the utility model embodiment, to this area
The description of part can also understand the utility model completely without these details for technical staff.In order to avoid obscuring this practicality
New essence, known method, process, flow do not describe in detail.
In various figures, identical element, which is adopted, will be referred to by like reference numbers expression.For the sake of clarity, in accompanying drawing
Various pieces are not necessarily to scale.In addition, some known parts may be not shown in figure.Flow chart, frame in accompanying drawing
Figure illustrates possible System Framework, function and the operation of the system, method, circuit of embodiment of the present utility model, accompanying drawing
Square frame and square frame order are used only to the process and step of preferably diagram embodiment, without should be in this, as to utility model
The limitation of itself.
Fig. 1 shows the schematic block diagram for the packet programmed circuit that the embodiment of the utility model one provides.As shown in figure 1, this
The packet programmed circuit that the embodiment of utility model one provides mainly is made up of four parts, is respectively：First module 110, the second mould
Block 120, the 3rd module 130 and packet programming module 140.
First module 110 includes the first statistical module 111 and the first judge module 112, first statistical module
111 receive input data PGM_DATA<15：0>Part I PGM_DATA<7：0>As input signal, first statistics
Module 111 is to input data PGM_DATA<15：0>Part I PGM_DATA<7：0>Middle low-level data is detected, and
Counting statistics is carried out to the low level data that detection is confirmed as, obtains and exports the first statistical result T1.Described first judges
Module 112 receives the first statistical result T1 that first statistical module 111 is provided, and by the first statistical result T1 with
First threshold is compared.In the present embodiment, the first threshold is 5.When the first statistical result T1 is less than or equal to 5
When, the output of the first judge module 112 first judges signal X5DECT_LB for high level, otherwise, first judge module
112 outputs first judge signal X5DECT_LB for low level.
Similarly, second module 120 includes the second statistical module 121 and the second judge module 122, second system
Meter module 121 receives input data PGM_DATA<15：0>Part II PGM_DATA<15：8>It is described as input signal
Second statistical module 121 is to input data PGM_DATA<15：0>Part II PGM_DATA<15：8>Middle low-level data enters
Row detection, and counting statistics is carried out to the low level data that detection is confirmed as, obtain and export the second statistical result T2.It is described
Second judge module 122 receives the second statistical result T2 that second statistical module 121 is provided, and described second is counted
As a result T2 is compared with first threshold.In the present embodiment, the first threshold is 5.When the second statistical result T2 is small
When equal to 5, the output of the second judge module 122 second judges signal X5DECT_HB for high level, otherwise, described second
The output of judge module 122 second judges signal X5DECT_HB for low level.
Similarly, the 3rd module 130 includes the 3rd statistical module 131 and the 3rd judge module 132, the 3rd system
Meter module 131 receives input data PGM_DATA<15：0>As input signal, the 3rd statistical module 131 is to input data
PGM_DATA<15：0>Middle low-level data is detected, and carries out counting statistics to the low level data that detection is confirmed as,
Obtain and export the 3rd statistical result T3.3rd judge module 132 receives that the 3rd statistical module 131 is provided
Three statistical result T3, and by the 3rd statistical result T3 compared with first threshold.In the present embodiment, first threshold
It is worth for 5.When the 3rd statistical result T3 is less than or equal to 5, the 3rd judge module 132 output the 3rd judges signal
X5DECT_WB is high level, and otherwise, the 3rd judge module 132 output the 3rd judges signal X5DECT_WD for low level.
The packet programming module 140 receives described first and judges that signal X5DECT_LB, second judge signal X5DECT_
HB and the 3rd judges that signal X5DECT_WD carries out packet programming to PGM0, PGM1, PGM2 and PGM3.
It should be noted that by input data PGM_DATA<15：0>Part I PGM_DATA<7：0>In data
It is equally divided into two groups and obtains PGM0 and PGM1, the PGM0 corresponds to PGM_DATA<3：0>, the PGM1 corresponds to PGM_DATA
<7：4>；By input data PGM_DATA<15：0>Part II PGM_DATA<15：8>In data be equally divided into two groups and obtain
To PGM2 and PGM3, the PGM2 corresponds to PGM_DATA<11：8>, the PGM1 corresponds to PGM_DATA<15：12>.
The packet programming module 140 also includes Enable Pin and clock end, and the Enable Pin is used to input enable signal EN,
The clock end is used for input clock pulse signals CLK, and when the enable signal EN is effective, the packet programming module 140 is right
Input signal PGM0, PGM1, PGM2 and PGM3 carry out packet programming operation.
It is described when the enable signal EN is effective, and when the clock pulse signal CLK by low transition is high level
Packet programming module 140 receives described first and judges that signal X5DECT_LB, second judge that signal X5DECT_HB and the 3rd sentences
Break signal X5DECT_WD, and according to judging that described first signal X5DECT_LB, second judge signal X5DECT_HB and
Three judge that signal X5DECT_WD carries out packet programming to PGM0, PGM1, PGM2 and PGM3.
Fig. 2 is referred to, Fig. 2 is shown corresponding to the packet table of comparisons that programmed circuit is grouped shown in Fig. 1.First judges signal
X5DECT_LB is high level, and second judges that signal X5DECT_HB is high level and the 3rd judges that signal X5DECT_WD is high electricity
Usually, PGM0, PGM1, PGM2 and PGM3 are assigned into first group to be programmed.
First judges signal X5DECT_LB for high level, and second judges that signal X5DECT_HB judges for high level and the 3rd
When signal X5DECT_WD is low level, PGM0 and PGM1 are assigned to first group, PGM2 and PGM3 are assigned to second
Group, and operation is programmed simultaneously to data in first group and second group.
First judges signal X5DECT_LB for high level, and second judges that signal X5DECT_HB judges for low level and the 3rd
When signal X5DECT_WD is low level, PGM0 and PGM1 are assigned to first group, PGM2 is assigned to second group, by PGM3
The 3rd group is assigned to, and operation is programmed simultaneously to data in first group, second group and the 3rd group.
First judges signal X5DECT_LB for low level, and second judges that signal X5DECT_HB judges for high level and the 3rd
When signal X5DECT_WD is low level, PGM0 is assigned to first group, PGM1 is assigned to second group, by PGM2 and PGM3
The 3rd group is assigned to, and operation is programmed simultaneously to data in first group, second group and the 3rd group.
First judges signal X5DECT_LB for low level, and second judges that signal X5DECT_HB judges for low level and the 3rd
When signal X5DECT_WD is low level, PGM0 is assigned to first group, PGM1 is assigned to second group, PGM2 is assigned to
Three groups, PGM3 is assigned to the 4th group, and data in first group, second group, the 3rd group and the 4th group are programmed simultaneously
Operation.
When time pulse signal CLK jumps to low level by high level, this time it is grouped programming process and terminates, until the time
When pulse signal CLK is again by low transition to high level, start to be grouped programming process next time.
It should be noted that herein, such as first and second or the like relational terms are used merely to a reality
Body or operation make a distinction with another entity or operation, and not necessarily require or imply and deposited between these entities or operation
In any this actual relation or order.Moreover, term " comprising ", "comprising" or its any other variant are intended to
Nonexcludability includes, so that process, method, article or equipment including a series of elements not only will including those
Element, but also the other element including being not expressly set out, or it is this process, method, article or equipment also to include
Intrinsic key element.In the absence of more restrictions, the key element limited by sentence "including a ...", it is not excluded that
Other identical element also be present in process, method, article or equipment including the key element.
According to embodiment of the present utility model as described above, these embodiments do not have all details of detailed descriptionthe,
Also it is only described specific embodiment not limit the utility model.Obviously, as described above, many modification and change can be made
Change.This specification is chosen and specifically describes these embodiments, is to preferably explain that principle of the present utility model and reality should
With so that skilled artisan can repairing using the utility model and on the basis of the utility model well
Change use.The utility model is only limited by claims and its four corner and equivalent.
Claims (9)
1. one kind packet programmed circuit, it is characterised in that including：
First module, first module are used for the Part I according to input data, produce first and judge signal；
Second module, second module are used for the Part II according to input data, produce second and judge signal；
3rd module, the 3rd module are used to, according to data are fully entered, produce the 3rd and judge signal；And
It is grouped programming module, the packet programming module is used to judge that signal, second judge signal and the 3rd sentenced according to first
Break signal, packet programming is carried out to all input datas, wherein
The input data includes and only includes the Part I and the Part II, the Part I and described second
Data capacity in part is equal, and no data intersects between each other.
2. packet programmed circuit according to claim 1, it is characterised in that first module includes：
First statistical module, first statistical module are used to unite to the low-level data in the Part I of input data
Meter, and obtain the first statistical result；And
First judge module, first judge module respectively obtain level difference according to the judgement to first statistical result
First judge signal, when first statistical result is less than or equal to first threshold, the first judge module output first is sentenced
Break signal is high level, and otherwise, the first judge module output first judges signal for low level.
3. packet programmed circuit according to claim 2, it is characterised in that second module includes：
Second statistical module, second statistical module are used to unite to the low-level data in the Part II of input data
Meter, and obtain the second statistical result；And
Second judge module, second judge module respectively obtain level difference according to the judgement to second statistical result
Second judge signal, when second statistical result is less than or equal to first threshold, the second judge module output second is sentenced
Break signal is high level, and otherwise, the second judge module output second judges signal for low level.
4. packet programmed circuit according to claim 3, it is characterised in that the 3rd module includes：
3rd statistical module, the low-level data that the 3rd statistical module is used in the input data to whole are united
Meter, and obtain the 3rd statistical result；And
3rd judge module, the 3rd judge module respectively obtain level difference according to the judgement to the 3rd statistical result
The 3rd judge signal, when the 3rd statistical result is less than or equal to first threshold, the 3rd judge module output the 3rd is sentenced
Break signal is high level, and otherwise, the 3rd judge module output the 3rd judges signal for low level.
5. packet programmed circuit according to claim 4, it is characterised in that described first judges signal for high level, institute
It is high level and the described 3rd when to judge signal be high level to state the second judgement signal, and all the input datas are assigned to the
One group is programmed.
6. packet programmed circuit according to claim 4, it is characterised in that described first judges signal for high level, institute
It is high level and the described 3rd when to judge signal be low level to state the second judgement signal, and the Part I of the input data is divided
Be fitted on first group, the Part II of the input data be assigned to second group, described first group and it is described second group in number
According to being programmed simultaneously.
7. packet programmed circuit according to claim 4, it is characterised in that described first judges signal for high level, institute
It is low level and the described 3rd when to judge signal be low level to state the second judgement signal, and the Part I of the input data is divided
First group is fitted on, the Part II of the input data, which is averaged, is assigned to second group and the 3rd group, described first group, described
Two groups and it is described 3rd group in data be programmed simultaneously.
8. packet programmed circuit according to claim 4, it is characterised in that described first judges signal for low level, institute
It is high level and the described 3rd when to judge signal be low level to state the second judgement signal, and the Part I of the input data is put down
It is assigned to first group and second group, the Part II of the input data is assigned to the 3rd group, described first group, described
Two groups and it is described 3rd group in data be programmed simultaneously.
9. packet programmed circuit according to claim 4, it is characterised in that described first judges signal for low level, institute
It is low level and the described 3rd when to judge signal be low level to state the second judgement signal, and the Part I of the input data is put down
First group and second group are assigned to, the Part II of the input data, which is averaged, is assigned to the 3rd group and the 4th group, described
First group, it is described second group, it is described 3rd group and it is described 4th group in data be programmed simultaneously.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201621201849.6U CN206849500U (en) | 2016-11-07 | 2016-11-07 | It is grouped programmed circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201621201849.6U CN206849500U (en) | 2016-11-07 | 2016-11-07 | It is grouped programmed circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206849500U true CN206849500U (en) | 2018-01-05 |
Family
ID=60789083
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201621201849.6U Withdrawn - After Issue CN206849500U (en) | 2016-11-07 | 2016-11-07 | It is grouped programmed circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206849500U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106571157A (en) * | 2016-11-07 | 2017-04-19 | 珠海泓芯科技有限公司 | Grouped programming method and circuit thereof |
-
2016
- 2016-11-07 CN CN201621201849.6U patent/CN206849500U/en not_active Withdrawn - After Issue
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106571157A (en) * | 2016-11-07 | 2017-04-19 | 珠海泓芯科技有限公司 | Grouped programming method and circuit thereof |
| CN106571157B (en) * | 2016-11-07 | 2019-12-31 | 珠海博雅科技有限公司 | Packet programming method and circuit thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105510847B (en) | The screening technique of lithium ion battery consistency | |
| CN103464388B (en) | Lithium ion battery screening method | |
| CN102508172A (en) | Calculation method for electric quantities of battery, device and terminal | |
| CN207021723U (en) | A kind of multi-cell electric power management circuit and a kind of virtual reality helmet | |
| CN103487758B (en) | A kind of lithium ion battery grouping method | |
| CN102216918B (en) | Method and apparatus for acquiring device identification information | |
| CN102394315A (en) | Cell characteristic vector based lithium ion cell configuration method | |
| CN109245753A (en) | The sub key system of capacitance type touch key | |
| CN206849500U (en) | It is grouped programmed circuit | |
| CN102269799A (en) | Method and system for detecting capacity of secondary battery | |
| CN106160075B (en) | Mobile power source with automatic recognition of load function | |
| CN104953993B (en) | A kind of reset circuit of the super low-power consumption of high reliability | |
| CN106571157A (en) | Grouped programming method and circuit thereof | |
| CN202584690U (en) | Light-emitting diode (LED) display screen constant-current drive control system | |
| CN102298955B (en) | Alarm sound chip, internal circuit and application circuit thereof | |
| CN103376969B (en) | A kind of capacitive touch circuit | |
| CN206804840U (en) | Battery data logging device | |
| CN106786862A (en) | The battery remaining power display system and its display methods of a kind of portable power source | |
| CN201937561U (en) | Low power consumption delay programmable power on reset (POR) circuit | |
| CN205945119U (en) | Portable power source with load automatic identification function | |
| CN104956442A (en) | Apparatus and method for storage device reading | |
| CN201541247U (en) | Power-on reset device of integrated circuit chip | |
| CN104637523A (en) | Half bit line high level voltage genertor, memory device and driving method | |
| CN209250604U (en) | The sub key system of capacitance type touch key | |
| CN204706351U (en) | Flash memory device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20180105 Effective date of abandoning: 20191231 |