CN206727631U - A kind of MBUS Host Protections circuit - Google Patents
A kind of MBUS Host Protections circuit Download PDFInfo
- Publication number
- CN206727631U CN206727631U CN201720402689.XU CN201720402689U CN206727631U CN 206727631 U CN206727631 U CN 206727631U CN 201720402689 U CN201720402689 U CN 201720402689U CN 206727631 U CN206727631 U CN 206727631U
- Authority
- CN
- China
- Prior art keywords
- surge suppressor
- electrostatic surge
- circuit
- mbus
- electrostatic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Emergency Protection Circuit Devices (AREA)
Abstract
It the utility model is related to a kind of MBUS Host Protections circuit; including the current foldback circuit and interface protective circuit being sequentially connected; current foldback circuit includes mos pipes, electric capacity in parallel and the PNP triode of source electrode connection interface protection circuit; the base stage of PNP triode connects power supply while connects the colelctor electrode of NPN triode, the base earth of NPN triode；Described interface protective circuit includes the suppression interference circuit being made up of the first electrostatic surge suppressor, the 3rd electrostatic surge suppressor and the overvoltage crowbar being made up of resettable fuse, commutation diode, the second electrostatic surge suppressor.The utility model can prevent double main frames while the safety for ensureing MBUS host terminals may be damaged to caused by terminal when accessing bus, and the connection with bus is automatically cut off when not communicating.There is overcurrent protection function simultaneously, improve the electromagnetic compatibility of interface, improve the reliability and stability of system, there is stronger antijamming capability, there are simple and reliable for structure, low cost and other advantages.
Description
Technical field
It the utility model is related to a kind of protection circuit, and in particular to a kind of MBUS Host Protections circuit.
Background technology
M-Bus is that a kind of data/address bus that information is transmitted exclusively for consumption measuring instrument and counter designs.M-Bus exists
Building and the collection of industrial energy consumption data have many applications.It has as a kind of principal and subordinate's half duplex communication system
The advantages that cost is low, nonpolarity, long transmission distance.MBUS main frames realize communication by sending the voltage changed to slave, this
The network structure of sample determines that a MBUS bus can only have a host side, and in certain applications occasion, in fact it could happen that two
Individual host side, in being built such as " multiple-in-one " collection, it may appear that power department and other three exterior portion doors while copy reading meter.At present
Solution mainly use timesharing copy reading, but two host sides be present simultaneously in bus, exist in theory while work
The possibility make, interfered.How to ensure two main sides while protect the safety of terminal itself just to become one when working
Urgent problem to be solved.For a long-distance meter-reading system, the data transmitted in bus are exactly that terminal user is disappeared
The significant datas such as the water, electricity, gas taken, MBUS interface protections also seem particularly important.
Utility model content
It can prevent from double main frames while access bus terminal is caused to damage in view of the above-mentioned problems, the utility model provides one kind
MBUS Host Protection circuits bad while that there is overcurrent protection function.The technology taken for the utility model that solves the above problems
Scheme is：A kind of MBUS Host Protections circuit, including the current foldback circuit and interface protective circuit being sequentially connected, wherein described
Current foldback circuit include drain electrode be connected with power supply, grid is grounded through current-limiting resistance, the mos of source electrode connection interface protection circuit
Pipe, is connected to the parallel branch of electric capacity and PNP triode between current-limiting resistance and power supply, the base stage of PNP triode through 3rd resistor,
Second resistance connects power supply while the colelctor electrode of NPN triode is connect through 3rd resistor, the transmitting collection ground connection of NPN triode, the poles of NPN tri-
The base stage of pipe is grounded through the 4th resistance, sampling resistor；Described interface protective circuit is included by the first electrostatic surge suppressor, the
The suppression of three electrostatic surge suppressors composition disturbs circuit and by resettable fuse, commutation diode, the second electrostatic surge
The overvoltage crowbar of suppressor composition, the source electrode of mos pipes connect commutation diode anode, and commutation diode negative electrode is protected through self- recoverage
Dangerous silk connects MBUS+ ends, and commutation diode negative electrode connects MBUS- ends through the second electrostatic surge suppressor, and the sampled resistance in MBUS- ends connects
Ground, the second electrostatic surge suppressor is in parallel with the series arm of the first electrostatic surge suppressor, the 3rd electrostatic surge suppressor, the
One electrostatic surge suppressor, the 3rd electrostatic surge suppressor junction ground connection.
Host Protection circuit has the current foldback circuit that can voluntarily recover.When MBUS does not communicate, power supply does not export,
Metal-oxide-semiconductor ends, and disconnection and external connection, the connection with bus is automatically cut off when terminal does not communicate.
When MBUS starts communication, power supply starts to export, and power supply is charged by current-limiting resistance to electric capacity, progressively lowers MOS
The grid voltage of pipe, make the conducting resistance of metal-oxide-semiconductor minimum, start externally output, according to timeconstantτ=RC and charging Vt=E*
[1-exp (- t/ τ)] can calculate the electric delay startup time.When there is excessively stream generation, the voltage on sampling resistor is lifted, when
When pressure drop is more than the base stage and emitter stage conduction voltage drop of NPN triode, NPN triode turns on, and makes the base voltage of PNP triode
It is pulled low, PNP triode conducting, the grid level of metal-oxide-semiconductor is drawn high by moment, metal-oxide-semiconductor cut-off, cuts off external voltage output,
Sampling resistor is pulled to ground level, ends NPN triode, the charging flow of electricity in repetition, waits charging complete to sound out again
Whether excessively stream, realize automatic overcurrent protection.
Described interface protective circuit includes resettable fuse, the first electrostatic surge suppressor, the suppression of the second electrostatic surge
Device processed, the 3rd electrostatic surge suppressor, commutation diode.First electrostatic surge suppressor, the 3rd electrostatic surge suppressor to
Suppress the electrostatic on signal wire and surge interference, have good protective action to surge and electrostatic, interference is released and reaches protection
Effect.Resettable fuse and the second electrostatic surge suppressor form overvoltage crowbar together with commutation diode, work as bus
On when having the access of another main side, a DC voltage, when this voltage is prescribed a time limit more than protection door, rectification can be inputted from MBUS+ ends
Diode reverse is ended, and prevents voltage from entering rear end, the voltage at the second electrostatic surge suppressor both ends reaches it and reversely hit earliest
Wear voltage VBR, electric current increase, cause resettable fuse to reach action current IK, so as to have the function that to protect terminal, when defeated
When the DC voltage entered stops, terminal can voluntarily be recovered.
When MBUS circuits have over-current phenomenon avoidance generation, the voltage of MBUS buses can be cut off, is tasted after then postponing a period of time
Examination continues upper electricity, until excessively stream terminates；
When double main sides in MBUS buses be present, two sides power simultaneously, and the interface protective circuit of this terminal can protect end
End is not damaged.When equipment does not communicate, the connection with bus, protection equipment safety are actively disconnected.
First electrostatic surge suppressor, the series arm of the 3rd electrostatic surge suppressor are parallel with piezo-resistance.
When voltage exceedes certain threshold value, due to piezo-resistance clamping performance, too high voltage pull-down so that rear class electricity
Road is operated in the range of safe voltage, is prevented when accessing overtension, resettable fuse and electrostatic surge in late-class circuit
Suppressor exceedes pressure voltage and damaged.
First resistor is connected between power supply and ground.
, may be right when can prevent double main frames while access bus the utility model proposes a kind of MBUS Host Protections circuit
Damage ensures the safety of MBUS host terminals caused by terminal, and the connection with bus is automatically cut off when not communicating.Had simultaneously
Defencive function is flowed, the electromagnetic compatibility of interface is improved, improves the reliability and stability of system, there is stronger anti-interference energy
Power, there are simple and reliable for structure, low cost and other advantages.
Brief description of the drawings
Fig. 1 is electrical block diagram of the present utility model.
Embodiment
A kind of MBUS Host Protections circuit, including the current foldback circuit and interface protective circuit being sequentially connected, wherein institute
The current foldback circuit stated is connected including drain electrode with power supply VCC, grid is grounded GND through current-limiting resistance R5, source electrode connection interface is protected
The mos pipe M1 of circuit, are connected to first resistor R1 between power supply VCC and ground GND.
Electric capacity C1 and PNP triode Q1 parallel branch, PNP triode Q1 are connected between current-limiting resistance R5 and power supply VCC
Base stage connect the colelctor electrode that power supply VCC meets through 3rd resistor R3 NPN triode Q2 simultaneously through 3rd resistor R3, second resistance R2,
NPN triode Q2 transmitting collection ground connection GND, NPN triode Q2 base stage are grounded GND through the 4th resistance R4, sampling resistor R6；Institute
The interface protective circuit stated includes the suppression being made up of the first electrostatic surge suppressor TVS1, the 3rd electrostatic surge suppressor TVS3
Interference circuit and the overvoltage being made up of resettable fuse PTC1, commutation diode VD1, the second electrostatic surge suppressor TVS2
Protection circuit, mos pipes M1 source electrode connect commutation diode VD1 anodes, and commutation diode VD1 negative electrodes are through resettable fuse PTC1
MBUS+ ends are connect, commutation diode VD1 negative electrodes connect MBUS- ends, the sampled electricity in MBUS- ends through the second electrostatic surge suppressor TVS2
Hinder R6 ground connection GND, the second electrostatic surge suppressor TVS2 and the first electrostatic surge suppressor TVS1, the 3rd electrostatic surge suppressor
TVS3 series arm is in parallel, the first electrostatic surge suppressor TVS1, the 3rd electrostatic surge suppressor TVS3 junctions ground connection
GND。
Host Protection circuit has the current foldback circuit that can voluntarily recover.When MBUS does not communicate, power supply does not export,
Metal-oxide-semiconductor M1 ends, and disconnection and external connection, the connection with bus is automatically cut off when terminal does not communicate.
When MBUS starts communication, power supply VCC starts to export, and power supply VCC is charged by current-limiting resistance R5 to electric capacity C1, by
Step lowers metal-oxide-semiconductor M1 grid voltage, makes metal-oxide-semiconductor M1 conducting resistance minimum, starts externally output, according to timeconstantτ=
RC and charging Vt=E* [1-exp (- t/ τ)] can calculate the electric delay startup time.When there is excessively stream generation, on sampling resistor R6
Voltage be lifted, when pressure drop be more than NPN triode Q2 base stage and emitter stage conduction voltage drop when, NPN triode Q2 conducting, make
PNP triode Q1 base voltage is pulled low, and PNP triode Q1 conductings, metal-oxide-semiconductor M1 grid level is drawn high by moment, metal-oxide-semiconductor
M1 ends, and cuts off external voltage output, and sampling resistor R6 is pulled to ground level, ends NPN triode Q2, electricity in repetition
Charging flow, wait charging complete sound out again whether excessively stream, realize automatic overcurrent protection.
First electrostatic surge suppressor TVS1, the 3rd electrostatic surge suppressor TVS3 to suppress electrostatic on signal wire and
Surge disturbs, and has good protective action to surge and electrostatic, interference is released and reaches protective effect.Resettable fuse PTC1
Overvoltage crowbar is formed together with commutation diode VD1 with the second electrostatic surge suppressor TVS2, when having another in bus
When main side is accessed, a DC voltage can be inputted from MBUS+ ends, when this voltage is prescribed a time limit more than protection door, commutation diode VD1 is anti-
To cut-off, prevent voltage from entering rear end, the voltage at the second electrostatic surge suppressor TVS2 both ends reaches its reverse breakdown electricity earliest
Press VBR, electric current increase, cause resettable fuse PTC1 to reach action current IK, so as to have the function that to protect terminal, when defeated
When the DC voltage entered stops, terminal can voluntarily be recovered.
When MBUS circuits have over-current phenomenon avoidance generation, the voltage of MBUS buses can be cut off, is tasted after then postponing a period of time
Examination continues upper electricity, until excessively stream terminates；
When double main sides in MBUS buses be present, two sides power simultaneously, and the interface protective circuit of this terminal can protect end
End is not damaged.When equipment does not communicate, the connection with bus, protection equipment safety are actively disconnected.
First electrostatic surge suppressor TVS1, the 3rd electrostatic surge suppressor TVS3 series arm are parallel with piezo-resistance
YM1.When voltage exceedes certain threshold value, due to piezo-resistance clamping performance, too high voltage pull-down so that late-class circuit work
Make in the range of safe voltage, prevent when accessing overtension, resettable fuse and electrostatic Surge suppression in late-class circuit
Device exceedes pressure voltage and damaged.
Claims (3)
- A kind of 1. MBUS Host Protections circuit, it is characterised in that：Including the current foldback circuit being sequentially connected and interface protection electricity Road, wherein described current foldback circuit include drain electrode be connected with power supply (VCC), grid through current-limiting resistance (R5) be grounded (GND), The mos pipes (M1) of source electrode connection interface protection circuit, are connected to electric capacity (C1) and PNP tri- between current-limiting resistance (R5) and power supply (VCC) The parallel branch of pole pipe (Q1), the base stage of PNP triode (Q1) connect power supply (VCC) through 3rd resistor (R3), second resistance (R2) NPN triode (Q2) colelctor electrode, the transmitting collection ground connection (GND) of NPN triode (Q2), NPN are met through 3rd resistor (R3) simultaneously The base stage of triode (Q2) is through the 4th resistance (R4), sampling resistor (R6) ground connection (GND)；Described interface protective circuit include by First electrostatic surge suppressor (TVS1), the suppression interference circuit of the 3rd electrostatic surge suppressor (TVS3) composition and by from extensive Double insurance silk (PTC1), commutation diode (VD1), the overvoltage crowbar of the second electrostatic surge suppressor (TVS2) composition, mos The source electrode of pipe (M1) connects commutation diode (VD1) anode, and commutation diode (VD1) negative electrode connects through resettable fuse (PTC1) MBUS+ ends, commutation diode (VD1) negative electrode connect MBUS- ends through the second electrostatic surge suppressor (TVS2), and MBUS- ends are sampled Resistance (R6) is grounded (GND), the second electrostatic surge suppressor (TVS2) and the first electrostatic surge suppressor (TVS1), the 3rd electrostatic The series arm of surge suppressor (TVS3) is in parallel, the first electrostatic surge suppressor (TVS1), the 3rd electrostatic surge suppressor (TVS3) junction ground connection (GND).
- 2. MBUS Host Protections circuit according to claim 1, it is characterised in that：First electrostatic surge suppressor (TVS1), the series arm of the 3rd electrostatic surge suppressor (TVS3) is parallel with piezo-resistance (YM1).
- 3. MBUS Host Protections circuit according to claim 1, it is characterised in that：Power supply (VCC) is indirectly with ground (GND) There is first resistor (R1).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720402689.XU CN206727631U (en) | 2017-04-17 | 2017-04-17 | A kind of MBUS Host Protections circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720402689.XU CN206727631U (en) | 2017-04-17 | 2017-04-17 | A kind of MBUS Host Protections circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206727631U true CN206727631U (en) | 2017-12-08 |
Family
ID=60506170
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201720402689.XU Active CN206727631U (en) | 2017-04-17 | 2017-04-17 | A kind of MBUS Host Protections circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206727631U (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109510449A (en) * | 2018-11-19 | 2019-03-22 | 天津津航计算技术研究所 | A kind of inrush current suppression circuit |
| CN109962449A (en) * | 2017-12-26 | 2019-07-02 | 宁夏赛文技术股份有限公司 | A kind of short-circuit protection and overload detection circuit for MBus main website circuit |
| CN110086142A (en) * | 2019-04-25 | 2019-08-02 | 瑞纳智能设备股份有限公司 | A kind of protective device based on MBUS node cluster |
| CN110137901A (en) * | 2019-05-14 | 2019-08-16 | 瑞纳智能设备股份有限公司 | A kind of self- recoverage MBUS host bus protection circuit |
-
2017
- 2017-04-17 CN CN201720402689.XU patent/CN206727631U/en active Active
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109962449A (en) * | 2017-12-26 | 2019-07-02 | 宁夏赛文技术股份有限公司 | A kind of short-circuit protection and overload detection circuit for MBus main website circuit |
| CN109510449A (en) * | 2018-11-19 | 2019-03-22 | 天津津航计算技术研究所 | A kind of inrush current suppression circuit |
| CN110086142A (en) * | 2019-04-25 | 2019-08-02 | 瑞纳智能设备股份有限公司 | A kind of protective device based on MBUS node cluster |
| CN110137901A (en) * | 2019-05-14 | 2019-08-16 | 瑞纳智能设备股份有限公司 | A kind of self- recoverage MBUS host bus protection circuit |
| CN110137901B (en) * | 2019-05-14 | 2024-02-20 | 瑞纳智能设备股份有限公司 | Self-recovery MBUS host bus protection circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN206727631U (en) | A kind of MBUS Host Protections circuit | |
| CN103236835B (en) | A kind of signal isolated gate circuit | |
| CN104242249A (en) | Protective circuit of switching power supply | |
| CN103346552B (en) | A kind of reverse-connection preventing circuit | |
| CN102624064B (en) | Alternating current-direct current two-level isolated direct current power device | |
| CN204243717U (en) | Outdoor use tape counter intelligence self-recovery overcurrent protector | |
| CN202696137U (en) | Protective circuit for RS485 interface of computer | |
| CN201075679Y (en) | Lightning protection system of oil store oil station on-site instrument | |
| CN205160033U (en) | M -Bus bus protector with from recovery function | |
| CN102938556B (en) | With the capacitor protection measurement and control integration device of unbalanced current protection function | |
| CN205646796U (en) | Mining monitoring substation surge protection circuit | |
| CN102957137B (en) | Ethernet overcurrent-overvoltage protector | |
| CN105977908B (en) | Unmanned plane can recover DC over-voltage protection circuit automatically | |
| CN214069570U (en) | Overcurrent protection system for high-voltage direct-current constant-current input | |
| CN208969835U (en) | Mbus host transmit circuit | |
| CN204012686U (en) | A kind of serial interface circuit with lightning protection function | |
| CN106207963A (en) | The under-voltage phase-lacking protective device of electromagnetism voltage-stabilizing energy-saving device | |
| CN203243017U (en) | Safety protection circuit of direct current remote power supply system | |
| CN207232954U (en) | S BUS bus communication circuitries | |
| CN207148219U (en) | A kind of resistance detecting circuit of anti-reverse, anti-temperature drift | |
| CN205791508U (en) | A kind of RS485 port anti-misconnection AC200V and lightning protection circuit | |
| CN204304421U (en) | The protective circuit of underground coal mine RS485 communication line | |
| CN209675933U (en) | A kind of RS485 communications protection circuit | |
| CN205139383U (en) | A device is hit in lightning protection for seismic data acquisition system | |
| CN205489505U (en) | Control lightning protection circuit and lightning protection device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |