CN206224233U - A kind of test device for Active thermal control controller - Google Patents
A kind of test device for Active thermal control controller Download PDFInfo
- Publication number
- CN206224233U CN206224233U CN201621206634.3U CN201621206634U CN206224233U CN 206224233 U CN206224233 U CN 206224233U CN 201621206634 U CN201621206634 U CN 201621206634U CN 206224233 U CN206224233 U CN 206224233U
- Authority
- CN
- China
- Prior art keywords
- circuit
- chip
- active thermal
- thermal control
- fpga
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Arrangements For Transmission Of Measured Signals (AREA)
Abstract
The utility model is a kind of test device for Active thermal control controller, belongs to Active thermal control controller test equipment technical field.The utility model is connected including core control circuit with Ethernet or USB, and core control circuit is connected with digital regulation resistance circuit, switch quantity acquisition circuit, generating positive and negative voltage Acquisition Circuit respectively by local bus;The output end of digital regulation resistance circuit is connected by cable with Active thermal control controller temperature acquisition passage, the input of switch quantity acquisition circuit is connected by cable with Active thermal control controller warming path, and the input of generating positive and negative voltage Acquisition Circuit is connected by cable with Active thermal control controller analog output channel.The utility model realizes digitizer and realizes test function, effectively improves measuring accuracy and can realize remote measurement and control;Data processing problem is solved, realizes that test data automatic interpretation is processed;Effectively improve integrated level high, TCH test channel quantity is more, small volume.
Description
Technical field
The utility model belongs to Active thermal control controller test equipment technical field, and in particular to one kind is used for Active thermal control
The test device of controller.
Background technology
Active thermal control controller is the important component of Active thermal control system, and it is by current channel temperature sensor
Data judge decide whether to heat current channel, with ensure current channel temperature be in fixed temperature in the range of.It is existing
It is manual test mode to have technology:Use the equivalent negative temperature coefficient resistance temperature sensor value changes of tradition machinery potentiometer;Make
Current channel heated condition is shown with indicator lamp;Collection voltages value is shown using voltmeter.Manual test needs the big measurement of record
Examination data are used for and temperature coefficient table is compared, and test process is cumbersome, and data precision is low, and later data treatment workload is big,
Waste time and energy.With level of integrated system more and more higher, signalling channel is more and more, and the requirement of test equipment volume ting model is become
Gesture is aggravated.Accordingly, it would be desirable to a kind of digitlization, high accuracy, high integration, the ATE of small volume, to meet system survey
Examination is required.
The content of the invention
The utility model provides a kind of test device for Active thermal control controller, solves following technical problem:The
One, existing test equipment is realized using mechanical potentiometer, indicator lamp and voltmeter, and single channel volume is larger, a large amount of integrated required
Assembly space is too big;Second, existing test equipment testing process is complicated, measuring accuracy bottom, and later data treatment workload is big, takes
When it is laborious.
The technical solution of the utility model is:
A kind of test device for Active thermal control controller, including core control circuit, digital regulation resistance circuit, switch
Amount Acquisition Circuit, generating positive and negative voltage Acquisition Circuit;
Core control circuit is connected with Ethernet or USB, core control circuit by local bus respectively with digital current potential
Device circuit, switch quantity acquisition circuit, generating positive and negative voltage Acquisition Circuit are connected;The output end of digital regulation resistance circuit passes through cable and master
Dynamic thermal control controller temperature acquisition passage connection, the input of switch quantity acquisition circuit is added by cable with Active thermal control controller
Warm passage connection, the input of generating positive and negative voltage Acquisition Circuit is connected by cable with Active thermal control controller analog output channel
Connect.
The core control circuit includes DSP+FPGA frameworks, ethernet control chip and USB control chips;Ethernet or
The data that USB is issued are transmitted to dsp chip by ethernet control chip or USB control chips, and dsp chip is to data according to logical
Letter agreement generates control signal and control signal is uploaded into local bus by fpga chip after being parsed;Dsp chip passes through
Fpga chip is packaged to data after receiving local bus data according to communication protocol, and the data after encapsulation pass through ether network control
Coremaking piece or USB control chips are exported.
The digital regulation resistance circuit includes FPGA and digital potentiometer chip;Fpga chip is received and comes from local bus number
According to data include digital regulation resistance selection instruction and digital regulation resistance arrange parameter, and fpga chip sends numeral by SPI interface
Potentiometer selection instruction selects respective digital potentiometer chip, and retransmit digital regulation resistance arrange parameter is carried out to digital potentiometer
Parameter setting.
The switch quantity acquisition circuit includes FPGA and opto-coupler chip;Fpga chip connects opto-coupler chip by I/O interface,
External signal produces on-off model, on-off model to transmit to the I/O interface of FPGA by opto-coupler chip, and FPGA will be received
Signal transacting after be uploaded to local bus.
The generating positive and negative voltage Acquisition Circuit includes isolated amplifier, operational amplifier, negative-feedback circuit and FPGA;Outside mould
Analog quantity signal input to isolation amplifier carries out signal isolation operation, and the signal after isolation is transmitted to AD after amplifier is nursed one's health and gathered
Chip, AD acquisition chips generate 16-bit digital signal datas by SPI interface transmission after quantization is acquired to analog signal
To fpga chip, fpga chip after the data processing of reception to being uploaded to local bus.
The digital regulation resistance circuit includes the equivalent negative temperature coefficient temperature sensor passage in 96 tunnels altogether, and the switching value is adopted
Collector includes 96 way switch amount acquisition channels altogether, and the generating positive and negative voltage Acquisition Circuit isolates AD acquisition channels comprising 18 tunnels altogether.
The beneficial effects of the utility model are:
A kind of test device for Active thermal control controller described in the utility model realize test function digitlization, from
Dynamicization, test process uses programme-control, and data automatic interpretation is time saving and energy saving.The utility model realizes digitizer reality
Existing test function, effectively improves measuring accuracy and can realize remote measurement and control;Data processing problem is solved, realizes test data certainly
Dynamic interpretation treatment;Effectively improve integrated level high, TCH test channel quantity is more, small volume.
The utility model is realized simultaneously to 2 tests of Active thermal control controller, altogether 96 equivalent negative temperature coefficients
Temperature sensor passage, 96 way switch amount acquisition channels and 18 tunnels isolation AD acquisition channels.It is channel function test digitlization, automatic
Change design, cable connection is carried out when only need to test beginning, be to be capable of achieving arbitrarily to lead to Active thermal control controller by programme-control
The functional test in road.Data processing problem is also solved simultaneously, data is analyzed in test process, is stored, test is completed
Data can also be parsed afterwards, effectively improve testing efficiency, save time cost and human cost.
Brief description of the drawings
Fig. 1 is a kind of test device schematic diagram for Active thermal control controller described in the utility model.
Wherein, 1- core control circuits, 2- digital regulation resistance circuits, 3- switch quantity acquisition circuits, the collection of 4- generating positive and negative voltages
Circuit.
Specific embodiment
The utility model is described further with reference to the accompanying drawings and examples.
As shown in figure 1, the utility model is a kind of test device for Active thermal control controller, including core control electricity
Road 1, digital regulation resistance circuit 2, switch quantity acquisition circuit 3, generating positive and negative voltage Acquisition Circuit 4.
Core control circuit 1 is connected with Ethernet or USB, and core control circuit 1 is electric with numeral respectively by local bus
Potentiometer circuit 2, switch quantity acquisition circuit 3, generating positive and negative voltage Acquisition Circuit 4 are connected, for the transmission of data;Digital regulation resistance circuit
2 output end is connected by cable with Active thermal control controller temperature acquisition passage, and the input of switch quantity acquisition circuit 3 passes through
Cable is connected with Active thermal control controller warming path, and the input of generating positive and negative voltage Acquisition Circuit 4 passes through cable and Active thermal control
Controller analog output channel connects.
Core control circuit 1 is used to receive or return data, realizes control and communication function.
Digital regulation resistance circuit 2 includes the equivalent negative temperature coefficient temperature sensor passage in 96 tunnels altogether, by cable and active
Thermal control controller temperature acquisition passage is connected.Digital regulation resistance circuit 2 is received from core control circuit 1 by local bus
After control instruction, corresponding equivalent negative temperature coefficient temperature sensor passage is chosen first, be then arranged to digital regulation resistance
The resistance value output of corresponding equivalent negative temperature coefficient temperature sensor.
Switch quantity acquisition circuit 3 includes 96 way switch amount acquisition channels altogether, is heated by cable and Active thermal control controller
Passage is connected.The opening of Active thermal control controller warming path/break signal is input to the opto-coupler chip of switch quantity acquisition circuit 3, produces
After raw switching value data core control circuit 1 is uploaded to by local bus.
Generating positive and negative voltage Acquisition Circuit 4 isolates AD acquisition channels comprising 18 tunnels altogether, by cable and Active thermal control controller mould
Analog quantity output channel is connected.The isolation circuit that Active thermal control controller analog signalses are input to generating positive and negative voltage Acquisition Circuit 4 is entered
After row isolation conditioning, 16bit data signals are quantized into through AD Acquisition Circuit collection, being uploaded to core by local bus controls electricity
Road 1.
Core control circuit 1 includes DSP+FPGA frameworks, ethernet control chip and USB control chips.Ethernet or USB
The data for issuing are transmitted to dsp chip by ethernet control chip or USB control chips, and dsp chip is to data according to communication
Agreement generates control signal and control signal is uploaded into local bus by fpga chip after being parsed;Dsp chip passes through
Fpga chip is packaged to data after receiving local bus data according to communication protocol, and the data after encapsulation pass through ether network control
Coremaking piece or USB control chips are exported.
Digital regulation resistance circuit 2 includes FPGA and digital potentiometer chip.Fpga chip is received and comes from local bus data,
Data include digital regulation resistance selection instruction and digital regulation resistance arrange parameter, and fpga chip sends numeral electricity by SPI interface
Position device selection instruction selection respective digital potentiometer chip, retransmits digital regulation resistance arrange parameter and digital potentiometer is joined
Number is set.The FPGA realizes the connection to multi-disc digital potentiometer chip by way of SPI interface uses daisy chain;It is described
Digital potentiometer chip presses digital potentiometer chip in using.
Switch quantity acquisition circuit 3 includes FPGA and opto-coupler chip.Fpga chip connects opto-coupler chip by I/O interface, outside
Signal produces on-off model, on-off model to transmit the letter that will be received to the I/O interface of FPGA, FPGA by opto-coupler chip
Number treatment after be uploaded to local bus.Realize substitution traditional panel indicator lamp monitoring switch amount state.
Generating positive and negative voltage Acquisition Circuit 4 includes isolated amplifier, operational amplifier, negative-feedback circuit and FPGA.External analog
Amount signal input to isolation amplifier carries out signal isolation operation, and the signal after isolation is transmitted to AD after amplifier is nursed one's health and gathers core
Piece, AD acquisition chips to analog signal be acquired quantization after generate 16-bit digital signal datas by SPI interface transmit to
Fpga chip, fpga chip after the data processing of reception to being uploaded to local bus.Realize the generating positive and negative voltage analog of multichannel isolation
Conversion, realizes substitution conventional voltage table measurement generating positive and negative voltage value.
Core control circuit 1 sends the data to number after Ethernet or USB receive director data by local bus
Word potentiometer circuit 2, digital regulation resistance circuit 2 will issue data conversion into corresponding equivalent negative temperature coefficient temperature sensor
Resistance value is exported., to switch quantity acquisition circuit 3, switch quantity acquisition circuit 3 will by local bus for external switch amount signal input
Data are uploaded to core control circuit 1, and core control circuit 1 passes through Ethernet or USB return datas.External voltage signal is input into
To generating positive and negative voltage Acquisition Circuit 4, generating positive and negative voltage Acquisition Circuit 4 is carried out analog-to-digital conversion to input voltage value and is incited somebody to action by local bus
Data are uploaded to core control circuit 1, and core control circuit 1 passes through Ethernet or USB return datas.
Separate unit Active thermal control controller includes that the equivalent negative temperature coefficient temperature sensor passage in 48 tunnels, 48 way switch amounts are gathered
Passage and 9 tunnels isolation AD acquisition channels, are connected by cable with test device respectively.Test device collects switch acquisition passage
Host computer test software, host computer test software are uploaded to by Ethernet or USB after data and isolation AD acquisition channel data
Equivalent negative temperature coefficient temperature sensor lane testing is issued by Ethernet or USB to instruct, select corresponding TCH test channel simultaneously
Output equivalent negative temperature coefficient temperature sensor resistance, so as to complete test job.The utility model amounts to 96 equivalent subzero temperatures
Degree coefficient temperature sensor passage, 96 way switch amount acquisition channels and 18 tunnels isolation AD acquisition channels, can realize simultaneously to 2
The test of Active thermal control controller.
Embodiment of the present utility model is explained in detail above, above-mentioned implementation method is only of the present utility model optimal
Embodiment, but the utility model is not limited to above-described embodiment, in the ken that those of ordinary skill in the art possess
It is interior, can also be made a variety of changes on the premise of the utility model objective is not departed from.
Claims (6)
1. a kind of test device for Active thermal control controller, it is characterised in that:Including core control circuit (1), numeral electricity
Potentiometer circuit (2), switch quantity acquisition circuit (3), generating positive and negative voltage Acquisition Circuit (4);
Core control circuit (1) is connected with Ethernet or USB, and core control circuit (1) is electric with numeral respectively by local bus
Potentiometer circuit (2), switch quantity acquisition circuit (3), generating positive and negative voltage Acquisition Circuit (4) are connected;The output of digital regulation resistance circuit (2)
End is connected by cable with Active thermal control controller temperature acquisition passage, and the input of switch quantity acquisition circuit (3) passes through cable
It is connected with Active thermal control controller warming path, the input of generating positive and negative voltage Acquisition Circuit (4) is by cable and Active thermal control control
Device analog output channel connection processed.
2. a kind of test device for Active thermal control controller as claimed in claim 1, it is characterised in that:The core control
Circuit (1) processed includes DSP+FPGA frameworks, ethernet control chip and USB control chips;The data that Ethernet or USB are issued are led to
Cross ethernet control chip or USB control chips are transmitted to dsp chip, dsp chip is parsed to data according to communication protocol
Control signal is uploaded to local bus by generation control signal by fpga chip afterwards;Dsp chip receives this by fpga chip
Data are packaged according to communication protocol after ground bus data, the data after encapsulation are controlled by ethernet control chip or USB
Coremaking piece is exported.
3. a kind of test device for Active thermal control controller as claimed in claim 1, it is characterised in that:The numeral electricity
Potentiometer circuit (2) includes FPGA and digital potentiometer chip;Fpga chip is received and comes from local bus data, and data include numeral
Potentiometer selection instruction and digital regulation resistance arrange parameter, fpga chip send digital regulation resistance selection instruction by SPI interface
Selection respective digital potentiometer chip, retransmit digital regulation resistance arrange parameter carries out parameter setting to digital potentiometer.
4. a kind of test device for Active thermal control controller as claimed in claim 1, it is characterised in that:The switching value
Acquisition Circuit (3) includes FPGA and opto-coupler chip;Fpga chip connects opto-coupler chip by I/O interface, and external signal passes through optocoupler
Chip produces on-off model, on-off model to be uploaded after transmitting the signal transacting that will be received to the I/O interface of FPGA, FPGA
To local bus.
5. a kind of test device for Active thermal control controller as claimed in claim 1, it is characterised in that:The positive negative electricity
Pressure Acquisition Circuit (4) includes isolated amplifier, operational amplifier, negative-feedback circuit and FPGA;External analog amount signal input is extremely
Isolation amplifier carries out signal isolation operation, and the signal after isolation is transmitted to AD acquisition chips, AD collection cores after amplifier is nursed one's health
Generation 16-bit digital signal datas are transmitted to fpga chip by SPI interface after piece is acquired quantization to analog signal,
Fpga chip after the data processing of reception to being uploaded to local bus.
6. a kind of test device for Active thermal control controller as claimed in claim 1, it is characterised in that:The numeral electricity
Potentiometer circuit (2) includes the equivalent negative temperature coefficient temperature sensor passage in 96 tunnels altogether, and the switch quantity acquisition circuit (3) includes altogether
96 way switch amount acquisition channels, the generating positive and negative voltage Acquisition Circuit (4) isolates AD acquisition channels comprising 18 tunnels altogether.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201621206634.3U CN206224233U (en) | 2016-11-08 | 2016-11-08 | A kind of test device for Active thermal control controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201621206634.3U CN206224233U (en) | 2016-11-08 | 2016-11-08 | A kind of test device for Active thermal control controller |
Publications (1)
Publication Number | Publication Date |
---|---|
CN206224233U true CN206224233U (en) | 2017-06-06 |
Family
ID=58793046
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201621206634.3U Expired - Fee Related CN206224233U (en) | 2016-11-08 | 2016-11-08 | A kind of test device for Active thermal control controller |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN206224233U (en) |
-
2016
- 2016-11-08 CN CN201621206634.3U patent/CN206224233U/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN108364454A (en) | A kind of intelligent protocol conversion equipment | |
CN103235542A (en) | Field programmable gate array (FPGA)-based multipath standard signal acquisition and transmission device | |
CN108121248A (en) | A kind of general signal pickup assembly of multichannel based on bus | |
CN201749100U (en) | Device for testing moisture content of wood | |
CN101893695B (en) | Analog sampling and protocol generating devices | |
CN204794352U (en) | Intelligence electric power monitored control system | |
CN206224233U (en) | A kind of test device for Active thermal control controller | |
CN210036821U (en) | Agricultural input physical and chemical characteristic collecting equipment | |
CN202886003U (en) | Intelligent multichannel temperature collection instrument | |
CN202956210U (en) | Temperature sensor circuit structure based on single wire connection | |
CN105006888A (en) | Digital intelligent power monitoring system | |
CN201750230U (en) | Intelligentized substation multi-function intelligent terminal | |
CN204287285U (en) | Capture card measured by a kind of multimeter | |
CN211181045U (en) | Wisdom agricultural is with multi-functional temperature and humidity sensor | |
CN203759084U (en) | Multi-communication mode electric power meter | |
CN201319135Y (en) | System architecture based on FPGA for industrial composite signal acquiring equipment | |
CN209103124U (en) | A kind of digital display unit of collection in worksite signal | |
CN202049193U (en) | Multifunctional electricity integration data measuring and acquiring device | |
CN207007220U (en) | A kind of centrifuge data collecting system | |
CN105811983A (en) | Multi-loop analog quantity synchronization sampling circuit and sampling method for metering devices | |
CN206161867U (en) | Many constellations navigation receiver automatic test system based on PXI bus | |
CN206179207U (en) | Centralized management ware | |
CN217588068U (en) | Multichannel synchronous power acquisition card based on high-speed USB | |
CN210155659U (en) | Sensor internal wiring structure and data center multipoint temperature measurement system | |
CN215867851U (en) | Sensing interaction system based on embedded system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170606 Termination date: 20211108 |