CN206147640U - Encryption and decryption circuit board based on homemade FPGA chip - Google Patents

Encryption and decryption circuit board based on homemade FPGA chip Download PDF

Info

Publication number
CN206147640U
CN206147640U CN201621085676.6U CN201621085676U CN206147640U CN 206147640 U CN206147640 U CN 206147640U CN 201621085676 U CN201621085676 U CN 201621085676U CN 206147640 U CN206147640 U CN 206147640U
Authority
CN
China
Prior art keywords
fpga chip
encryption
circuit board
decryption circuit
fpga
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201621085676.6U
Other languages
Chinese (zh)
Inventor
冉宇峰
马辰
陈永强
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Group Co Ltd
Original Assignee
Jinan Inspur Hi Tech Investment and Development Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jinan Inspur Hi Tech Investment and Development Co Ltd filed Critical Jinan Inspur Hi Tech Investment and Development Co Ltd
Priority to CN201621085676.6U priority Critical patent/CN206147640U/en
Application granted granted Critical
Publication of CN206147640U publication Critical patent/CN206147640U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Structure Of Printed Boards (AREA)

Abstract

The utility model belongs to data encryption and decryption field, specifically speaking is an encryption and decryption circuit board based on homemade FPGA chip. This encryption and decryption circuit board includes FPGA chip, treater, and PCIE bus connection is passed through to its characteristics between FPGA chip and the treater, and the FPGA chip passes through the LVDS interface to be connected with two smq chips, and the treater is connected with ram memory, ssd solid state hard drives, and FPGA chip, treater are connected with the CPCI connector simultaneously. Compared with the prior art, the utility model discloses encryption and decryption circuit board has characteristics such as the fast just data security height of processing speed.

Description

A kind of encryption and decryption circuit board based on domestic fpga chip
Technical field
The utility model is related to data encrypting and deciphering field, specifically provides a kind of encryption and decryption circuit based on domestic fpga chip Plate.
Background technology
With the speed-raising of informatization, society's change in the information age aggravates.Especially nearest 2 years, close Emerge in an endless stream in interstate information security related news, international information-security situation is more and more severeer, while the world is each State also increasingly payes attention to information security, and has been raised to the important component part of National Security Strategy.At this stage apparently, net It is one of chief threat to country that network is attacked, and western countries have begun to be disposed and gone for contention cyberspace status It is dynamic.
In China side, even if more undeniable is that country constantly puts into effect various laws and regulations to purchase information technoloy equipment Enter row constraint, but the key technology and parts in IT system is still limited by foreign countries.And it is domestic can accomplish first from Master is controllable, is one of technical barrier that current those skilled in the art need solution.
The content of the invention
Technical assignment of the present utility model is for above-mentioned the deficiencies in the prior art, there is provided one kind is based on domestic fpga chip Encryption and decryption circuit board.
Technical assignment of the present utility model is realized in the following manner:
A kind of encryption and decryption circuit board based on domestic fpga chip, including fpga chip, processor, are characterized in FPGA cores Connected by PCIE buses between piece and processor, fpga chip is connected by LVDS interface with two smq chips, processor with Ram memories, ssd solid state hard discs are connected, and fpga chip, processor are connected with CPCI connectors simultaneously.
Above-mentioned encryption and decryption circuit board can be connected using CPCI connectors with base plate, carry out data by CPCI connectors defeated Enter and export;Fpga chip is connected using LVDS high-speed buses with smq chips, completes the function of encryption and decryption and data transfer.
Fpga chip is preferably connected by RapidIO interfaces with CPCI connectors.
The fpga chip is preferably domestic FPGA XC7A200T chips.
The smq chips are preferably domestic FPGA SMQ2V6000FF1152 chips.
Compared with prior art, the encryption and decryption circuit board based on domestic fpga chip of the present utility model has following prominent Substantive distinguishing features:
(One)Data transmission bauds is high;
(Two)The hardware resource of main system is not take up using the encryption and decryption circuit of FPGA+smq, processing speed is fast and data are pacified Quan Xinggao.
Description of the drawings
Fig. 1 is the structural representation of the utility model encryption and decryption circuit board.
Specific embodiment
Below in conjunction with Figure of description and embodiment, to the encryption and decryption electricity based on domestic fpga chip of the present utility model Road plate is described in further detail.
As shown in Figure 1, the encryption and decryption circuit board based on domestic fpga chip of the present utility model mainly by fpga chip, SMQ chips, Intel ATOM processors, ram memories, ssd solid state hard discs and CPCI connectors are constituted.
Connected by PCIE buses between fpga chip and Intel ATOM processors.Fpga chip by LVDS interface with Two smq chips connections.Intel ATOM processors are connected with ram memories, ssd solid state hard discs.Fpga chip, Intel ATOM processors are also connected with CPCI connectors simultaneously.
The fpga chip adopts domestic FPGA XC7A200T chips;SMQ chips adopt domestic FPGA SMQ2V6000FF1152 chips.
Foregoing circuit plate is connected using CPCI connectors with base plate, and power supply is supplied from base plate by CPCI connectors, is used Tetra- kinds of control sources of 12V, 5V, 3.3V;Using high speed CPCI connector by RapidIO signals by base plate and other plates of system Cartoon letters;Pass through PCIE bus interaction datas between fpga chip and Intel ATOM processors.
If outside needs encryption and decryption, Intel ATOM processors to call by the data of USB port or network transmission PCIE interfaces carry out encryption and decryption work, encryption or decryption using the encryption and decryption circuit being made up of FPGA and two SMQ chip Data can according to arrange by PCIE signal be back in SSD solid state hard discs store, it is also possible to by RapidIO interfaces, CPCI connectors are outwards exported into other high-speed processing apparatus.

Claims (4)

1. a kind of encryption and decryption circuit board based on domestic fpga chip, including fpga chip, processor, it is characterised in that FPGA cores Connected by PCIE buses between piece and processor, fpga chip is connected by LVDS interface with two smq chips, processor with Ram memories, ssd solid state hard discs are connected, and fpga chip, processor are connected with CPCI connectors simultaneously.
2. the encryption and decryption circuit board based on domestic fpga chip according to claim 1, it is characterised in that fpga chip leads to Cross RapidIO interfaces to be connected with CPCI connectors.
3. the encryption and decryption circuit board based on domestic fpga chip according to claim 2, it is characterised in that the FPGA cores Piece is domestic FPGA XC7A200T chips.
4. the encryption and decryption circuit board based on domestic fpga chip according to claim 2, it is characterised in that the smq chips For domestic FPGA SMQ2V6000FF1152 chips.
CN201621085676.6U 2016-09-28 2016-09-28 Encryption and decryption circuit board based on homemade FPGA chip Active CN206147640U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201621085676.6U CN206147640U (en) 2016-09-28 2016-09-28 Encryption and decryption circuit board based on homemade FPGA chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201621085676.6U CN206147640U (en) 2016-09-28 2016-09-28 Encryption and decryption circuit board based on homemade FPGA chip

Publications (1)

Publication Number Publication Date
CN206147640U true CN206147640U (en) 2017-05-03

Family

ID=58620149

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201621085676.6U Active CN206147640U (en) 2016-09-28 2016-09-28 Encryption and decryption circuit board based on homemade FPGA chip

Country Status (1)

Country Link
CN (1) CN206147640U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019161577A1 (en) * 2018-02-23 2019-08-29 深圳国微技术有限公司 Secure chip
CN110245105A (en) * 2018-03-09 2019-09-17 三星电子株式会社 Network-attached method, apparatus and system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019161577A1 (en) * 2018-02-23 2019-08-29 深圳国微技术有限公司 Secure chip
CN110245105A (en) * 2018-03-09 2019-09-17 三星电子株式会社 Network-attached method, apparatus and system
US11520714B2 (en) 2018-03-09 2022-12-06 Samsung Electronics Co., Ltd. Method and apparatus for supporting a field programmable gate array (FPGA) based add-in-card (AIC) solid state drive (SSD)

Similar Documents

Publication Publication Date Title
CN202564744U (en) Bridger between high-speed peripheral assembly interconnection port and USB 3.0 device
CN206147640U (en) Encryption and decryption circuit board based on homemade FPGA chip
CN104050133A (en) Communication device and method for realizing communication between DSP and PC by means of PCIE on basis of FPGA
CN104460857A (en) Peripheral component interconnect-express card and method and device for using same
CN203759602U (en) Nest plate-based CPCI (Compact Peripheral Component Interconnect) industrial control computer mainboard
CN208705794U (en) Main frame and computer
CN102841875A (en) Host computer with intelligent bus interface and security system
CN205318134U (en) A nuclear core plate for ticket checking machine
CN205229898U (en) Embedded computer serial ports mainboard
CN205318283U (en) Special isolation equipment mainboard based on explain 410 majestic treaters and shen wei nest plate
CN105373196B (en) A kind of home brewed computer mainboard based on Godson 2H
CN204406395U (en) A kind of high speed communication interacted system of CPCI framework
CN202676198U (en) Portable test device based on PCIe bus extension technology
CN201628957U (en) Host and server
CN106339043A (en) Multifunctional backplate based on VPX bus and CPEX bus
CN203376773U (en) USB connecting structure of card
CN202145308U (en) Multi-master module management interface module of severe-environment-resistant computer
CN206322158U (en) USB the and RS232 communication boards of multichannel based on cpci bus
CN105278622A (en) Adapter card for 3U CPCI-E x8 bus interface
CN206100055U (en) Large commodity transaction system based on embedded encryption card of ARM
CN204302863U (en) Mainboard
CN206162265U (en) COMe modularization computer system based on it carries on south bridge CS5536 to explain 411 majestic CPU
CN202153356U (en) Network security equipment main board
CN201936396U (en) Host computer sharing device
CN201489417U (en) Embedded standard industrial computer carrier plate based on COM-Express

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20200602

Address after: 250100, Ji'nan province high tech Zone, Sun Village Branch Road, No. 2877, building, floor, building, on the first floor

Patentee after: Jinan Inspur Wireless Communication Co.,Ltd.

Address before: 250100, Ji'nan province high tech Zone, Sun Village Branch Road, No. 2877, building, floor, building, on the first floor

Patentee before: JINAN INSPUR HIGH-TECH TECHNOLOGY DEVELOPMENT Co.,Ltd.

EE01 Entry into force of recordation of patent licensing contract
EE01 Entry into force of recordation of patent licensing contract

Assignee: Shandong new generation Information Industry Technology Research Institute Co.,Ltd.

Assignor: Jinan Inspur Wireless Communication Co.,Ltd.

Contract record no.: X2020980007360

Denomination of utility model: An encryption and decryption circuit board based on domestic FPGA chip

Granted publication date: 20170503

License type: Exclusive License

Record date: 20201030

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20230406

Address after: 1036 Gaoxin Langchao Road, Jinan City, Shandong Province

Patentee after: INSPUR GROUP Co.,Ltd.

Address before: 250100 First Floor of R&D Building 2877 Kehang Road, Sun Village Town, Jinan High-tech Zone, Shandong Province

Patentee before: Jinan Inspur Wireless Communication Co.,Ltd.