CN205453962U - Real -time video handles experimental apparatus based on FPGA - Google Patents
Real -time video handles experimental apparatus based on FPGA Download PDFInfo
- Publication number
- CN205453962U CN205453962U CN201620216010.3U CN201620216010U CN205453962U CN 205453962 U CN205453962 U CN 205453962U CN 201620216010 U CN201620216010 U CN 201620216010U CN 205453962 U CN205453962 U CN 205453962U
- Authority
- CN
- China
- Prior art keywords
- video
- chip
- fpga
- control chip
- computer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Abstract
The utility model discloses a real -time video handles experimental apparatus based on FPGA is provided with video decoder, video memory and video AD converter on the analog signal board, data signal is provided with FPGA control chip, crystal oscillator circuit and DSP control chip on handling the board, adopts two port RAM communication connection between FPGA control chip and the DSP control chip, DSP control chip with the computer adopts I2C bus communication to connect between one, DSP control chip and computer still adopt optical fiber transmission module communication connection between two, the utility model discloses a video transmission's speed, quality etc. Are known to different transmission modes, in the laboratory, can carry out the comparison to video image through computer no. 1 and computer no. 2, handle the board through analog signal board, data signal, and the ability is fine understands FPGA's video processing performance to when understanding FPGA video processing, understand FPGA and the effect that optical fiber transmission combined together, improve student's hands -on ability and thinking ability.
Description
Technical field
This utility model belongs to Video processing experiment assistive device technical field, especially relates to a kind of real time video processing experimental provision based on FPGA.
Background technology
In recent years, along with integrated circuit, the development of electronic information technology, in the study of integrated circuit, logic circuit and the computer of colleges and universities, owing to these knowledge are more abstract, the simple explanation relying on teacher, it is difficult to it is carried out deep understanding and application, and owing to experimental facilities device is due to the most directly perceived, it is beneficial to student go thinking, start to go intuitively to understand, know from experience electronic technology and the design of integrated circuit and application, therefore, teaching experimental equipment is for electronic information is imparted knowledge to students, particularly significant.And superior along with FPGA performance, increasing colleges and universities carry out FPGA correlated curriculum, and in the application of FPGA, video acquisition, process and transmit be FPGA application crucial branch, therefore, how to design a kind of real time video processing experimental provision based on FPGA, for student learning, there is positive meaning directly perceived, be conducive to improving the manipulative ability of student.But, although current FPGA compares many in Video processing with the application platform in transmission, but and portion is suitable for experimental provision, trace it to its cause and be, lack the effect of contrast, for abecedarian, it is difficult to carry out experimental selection and compare, this results in the Video processing to FGPA and understands the fewest with transmission performance, is unfavorable for the manipulative ability of exercise student '.Meanwhile, along with the development of optical fiber technology, the application of optical fiber is more and more extensive.Optical fiber with its bandwidth, capacity is big, the advantage such as little that decays brings reform and innovation for the communications field, defines a new industry.The advantages such as digital communication contrasts traditional analogue communication that capacity of resisting disturbance is strong, applied widely, security performance strong, be easily integrated, function-stable, digital fiber communication has both advantages concurrently, will become the developing direction of the communications field.The fiber-optic transfer of video signal have real-time, accurately, advantage clearly.Therefore, how fiber-optic transfer is applied on experiment porch, for student learning and application, there is extremely important effect.
Summary of the invention
This utility model is for existing technical problem, a kind of real time video processing experimental provision based on FPGA is provided, can be the quickest, realize the experiment of Video processing and transmission easily, by different transmission means, understand the speed of transmission of video, quality etc., at laboratory, video image can be compared by computer one and computer two, simultaneously, by analogue signal plate, digital signal panel, the Video processing performance of FPGA can be well understood by, and while understanding FPGA Video processing, understand the effect that FPGA combines with fiber-optic transfer, improve manipulative ability and the elaborative faculty of student.
nullFor achieving the above object，This utility model following technical scheme of offer: a kind of real time video processing experimental provision based on FPGA，It includes experimental box、Video frequency pick-up head and be arranged on the analogue signal plate within experimental box、Digital signal panel、Optical fiber transmission module、Computer one and computer two，It is characterized in that，It is provided with Video Decoder on described analogue signal plate、VRAM and video a/d converter，The input of described Video Decoder is connected with described video frequency pick-up head，The outfan of described Video Decoder is connected with described VRAM and described video a/d converter respectively，It is provided with FPGA control chip on described digital signal panel、Crystal oscillating circuit and DSP control chip，Dual port RAM communication connection is used between described FPGA control chip and DSP control chip，I is used between described DSP control chip and described computer one2C bus communication connects, and it is provided with D/A conversion chip one and analog signal amplifier one between described DSP control chip and described computer one, described optical fiber transmission module is also used to communicate to connect between described DSP control chip and computer two, described optical fiber transmission module uses single fiber transmitted in both directions chip, it is sequentially connected with serioparallel exchange chip on single fiber transmitted in both directions chip, D/A conversion chip two and analog signal amplifier two, described D/A conversion chip one uses identical chip with D/A conversion chip two, described analog signal amplifier one and analog signal amplifier one use identical chip.
Further, as preferably, described VRAM uses the IS42S16400SDRAM chip of ISSI company and IS61LV51216SRAM to carry out store video images.
Further, as preferably, described D/A conversion chip one and D/A conversion chip two all uses the video conversion chip ADV7123 of ANALOG company.
Further, as preferably, described DSP control chip being provided with video synchronous separator, described video synchronous separator is connected with described computer one and computer two respectively, and described video synchronous separator uses LM1881 chip.
Compared with prior art, the beneficial effects of the utility model are:
A kind of based on FPGA real time video processing experimental provision that this utility model provides, can be the quickest, realize the experiment of Video processing and transmission easily, by different transmission means, understand the speed of transmission of video, quality etc., at laboratory, video image can be compared by computer one and computer two, simultaneously, by analogue signal plate, digital signal panel, the Video processing performance of FPGA can be well understood by, and while understanding FPGA Video processing, understand the effect that FPGA combines with fiber-optic transfer, improve manipulative ability and the elaborative faculty of student.
Accompanying drawing explanation
Fig. 1 is the structural representation of a kind of real time video processing experimental provision based on FPGA of this utility model；
Fig. 2 is the single fiber transmitted in both directions chip connecting structure schematic diagram of a kind of real time video processing experimental provision based on FPGA of this utility model；
Detailed description of the invention
Below in conjunction with the accompanying drawing in this utility model embodiment, the technical scheme in this utility model embodiment is clearly and completely described, it is clear that described embodiment is only a part of embodiment of this utility model rather than whole embodiments.Based on the embodiment in this utility model, the every other embodiment that those of ordinary skill in the art are obtained under not making creative work premise, broadly fall into the scope of this utility model protection.
nullRefer to Fig. 1，A kind of technical scheme of this utility model offer: a kind of real time video processing experimental provision based on FPGA，It includes experimental box、Video frequency pick-up head and be arranged on the analogue signal plate within experimental box、Digital signal panel、Optical fiber transmission module、Computer one and computer two，It is characterized in that，It is provided with Video Decoder on described analogue signal plate、VRAM and video a/d converter，The input of described Video Decoder is connected with described video frequency pick-up head，The outfan of described Video Decoder is connected with described VRAM and described video a/d converter respectively，It is provided with FPGA control chip on described digital signal panel、Crystal oscillating circuit and DSP control chip，Dual port RAM communication connection is used between described FPGA control chip and DSP control chip，I is used between described DSP control chip and described computer one2C bus communication connects, and it is provided with D/A conversion chip one and analog signal amplifier one between described DSP control chip and described computer one, described optical fiber transmission module is also used to communicate to connect between described DSP control chip and computer two, described optical fiber transmission module uses single fiber transmitted in both directions chip, it is sequentially connected with serioparallel exchange chip on single fiber transmitted in both directions chip, D/A conversion chip two and analog signal amplifier two, described D/A conversion chip one uses identical chip with D/A conversion chip two, described analog signal amplifier one and analog signal amplifier one use identical chip.Single fiber transmitted in both directions chip can use model to be HNMS-XEMC41XSC20, operation wavelength is at the single-fiber two-way integral transceiving chip of T1310NM/R1550NM, converting optical signals to the signal of telecommunication, the differential signal after conversion is exported by RD+ and RD-, as shown in Figure 2.
In the present embodiment, described VRAM uses the IS42S16400SDRAM chip of ISSI company and IS61LV51216SRAM to carry out store video images.Wherein SRAM is as image buffer, the current piece image caught of storage, accesses by frame.Opening up Liang Ge district in SDRAM, previous district is used for storing background reference image, and later district is used for storing movement destination image.
Wherein, described D/A conversion chip one and D/A conversion chip two all uses the video conversion chip ADV7123 of ANALOG company.Integrated chip three road high-speed d/a transducers, there is the data throughout of 330MBPS, the streamline of 80MHz, 10bits data width, additionally having video control signal composite sync SYNC and mixed blanking BLANK, the analog video signal that D/A sends can directly send VGA to show.
Additionally, be provided with video synchronous separator on described DSP control chip, described video synchronous separator is connected with described computer one and computer two respectively, and described video synchronous separator uses LM1881 chip.LM1881 can extract the signals such as combination synchronization, field synchronization, parity field identification from 0.5～2V negative standard polarity TSC-system, PAL-system or SECAM-system video signal, and these signals are all by the synchronizing signal required for image digitization gathers.
This utility model can realize the experiment of Video processing and transmission the most fast, easily, by different transmission means, understand the speed of transmission of video, quality etc., at laboratory, video image can be compared by computer one and computer two, simultaneously, by analogue signal plate, digital signal panel, the Video processing performance of FPGA can be well understood by, and while understanding FPGA Video processing, understand the effect that FPGA combines with fiber-optic transfer, improve manipulative ability and the elaborative faculty of student.
Embodiment the most of the present utility model, for the ordinary skill in the art, being appreciated that in the case of without departing from principle of the present utility model and spirit and these embodiments can carry out multiple change, revise, replace and modification, scope of the present utility model is defined by the appended claims and the equivalents thereof.
Claims (4)
- null1. a real time video processing experimental provision based on FPGA，It includes experimental box、Video frequency pick-up head and be arranged on the analogue signal plate within experimental box、Digital signal panel、Optical fiber transmission module、Computer one and computer two，It is characterized in that，It is provided with Video Decoder on described analogue signal plate、VRAM and video a/d converter，The input of described Video Decoder is connected with described video frequency pick-up head，The outfan of described Video Decoder is connected with described VRAM and described video a/d converter respectively，It is provided with FPGA control chip on described digital signal panel、Crystal oscillating circuit and DSP control chip，Dual port RAM communication connection is used between described FPGA control chip and DSP control chip，I is used between described DSP control chip and described computer one2C bus communication connects, and it is provided with D/A conversion chip one and analog signal amplifier one between described DSP control chip and described computer one, described optical fiber transmission module is also used to communicate to connect between described DSP control chip and computer two, described optical fiber transmission module uses single fiber transmitted in both directions chip, it is sequentially connected with serioparallel exchange chip on single fiber transmitted in both directions chip, D/A conversion chip two and analog signal amplifier two, described D/A conversion chip one uses identical chip with D/A conversion chip two, described analog signal amplifier one and analog signal amplifier one use identical chip.
- A kind of real time video processing experimental provision based on FPGA the most according to claim 1, it is characterised in that: described VRAM uses the IS42S16400SDRAM chip of ISSI company and IS61LV51216SRAM to carry out store video images.
- A kind of real time video processing experimental provision based on FPGA the most according to claim 1, it is characterised in that: described D/A conversion chip one and D/A conversion chip two all uses the video conversion chip ADV7123 of ANALOG company.
- 4. according to a kind of based on FPGA the real time video processing experimental provision described in claim 1-3 any one, it is characterized in that: on described DSP control chip, be provided with video synchronous separator, described video synchronous separator is connected with described computer one and computer two respectively, and described video synchronous separator uses LM1881 chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620216010.3U CN205453962U (en) | 2016-03-18 | 2016-03-18 | Real -time video handles experimental apparatus based on FPGA |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620216010.3U CN205453962U (en) | 2016-03-18 | 2016-03-18 | Real -time video handles experimental apparatus based on FPGA |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205453962U true CN205453962U (en) | 2016-08-10 |
Family
ID=56574637
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201620216010.3U Expired - Fee Related CN205453962U (en) | 2016-03-18 | 2016-03-18 | Real -time video handles experimental apparatus based on FPGA |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205453962U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111103060A (en) * | 2019-12-05 | 2020-05-05 | 国网黑龙江省电力有限公司绥化供电公司 | DSP-based infrared imaging power online detection system and detection method |
-
2016
- 2016-03-18 CN CN201620216010.3U patent/CN205453962U/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111103060A (en) * | 2019-12-05 | 2020-05-05 | 国网黑龙江省电力有限公司绥化供电公司 | DSP-based infrared imaging power online detection system and detection method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN206021631U (en) | A kind of Materials Science and Engineering multimedia teaching platform | |
| CN207052119U (en) | Teaching auxiliary system based on WLAN | |
| CN205453962U (en) | Real -time video handles experimental apparatus based on FPGA | |
| CN204423671U (en) | Multimedia net work teaching terminal | |
| CN206489628U (en) | A kind of novel English teaching learns language system | |
| CN204541249U (en) | The automatic recorded broadcast device of a kind of teaching | |
| CN205787792U (en) | A kind of computer network teaching test device | |
| CN203982598U (en) | Multi-media Laboratory tutoring system | |
| CN105469661A (en) | Intelligent computer system capable of real-time interaction | |
| CN205610757U (en) | Camera is trailed to high definition cloud platform | |
| CN205140249U (en) | Multi -functional network training simulation all -in -one | |
| CN204303192U (en) | Multimedia education system | |
| CN204348113U (en) | For the speech sound teaching apparatus of archaic Chinese teaching | |
| CN204472292U (en) | A kind of blackboard with projection screen | |
| CN205121941U (en) | Multi -functional network education multimedia teaching device | |
| CN204406736U (en) | A kind of electronic teaching system | |
| CN208429404U (en) | Portable multimedia education device | |
| CN206601825U (en) | A kind of Long-distance English instructional device | |
| CN206226594U (en) | A kind of teaching auxiliary device | |
| CN202352121U (en) | Long-distance assistant educational system | |
| CN214752296U (en) | Digital teaching device based on internet | |
| CN202383854U (en) | Remote assistance education system | |
| CN206224824U (en) | A kind of portable information technology multimedia teaching frame | |
| CN110889985A (en) | Remote learning system | |
| CN204576863U (en) | A kind of interactive instructional system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160810 Termination date: 20170318 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |