Summary of the invention:
The purpose of this utility model is to provide a kind of frequency converter output PWM voltage detecting system,Can obtain high-precision frequency converter output voltage.
To achieve these goals, the technical solution of the utility model is:
A kind of frequency converter output PWM voltage detecting system, comprises and is connected in successively frequency converter threeExport mutually attenuation module, differential amplification module and the analog integration module of PWM voltage, simulationThe output of integration module is connected in processor, also comprises proportion divider module and controls gating mouldPiece, the input of proportion divider module connects the output of differential amplification module, controls gating mouldThe input of piece connects the output of proportion divider module, and the output of controlling gating module connectsThe input of analog integration module.
Preferably, attenuation module comprises No. three attenuator circuits, is connected to frequency converter three-phase defeatedGo out end, each road attenuator circuit comprises the resistance of several series connection.
Preferably, differential amplification module comprises three differential amplifier circuits, three differential amplification electricityRoad respectively has an input to be connected to three outputs of attenuation module, three differential amplificationsAnother input of circuit is all connected in dc bus, the output of three differential amplifier circuitsAs the three-phase output end V of differential amplification modulea0、Vb0、Vc0。
Preferably, proportion divider module comprises nine operational amplification circuits, each operation amplifier electricityRoad comprises an operational amplifier, and the in-phase input end of operational amplifier connects one of the first resistanceEnd, the other end of the first resistance is as the input of operational amplification circuit, operational amplifier anti-Phase input is connected the output as operational amplification circuit with output; Nine operation amplifier electricityRoad is equally divided into three groups, and the input of three operational amplification circuits of every group connects respectively difference and putsThe three-phase output end V of large modulea0、Vb0、Vc0;
Control gating module and comprise three gating chips, six letters of the first gating chip U15Six voltage signal inputs of number voltage input end and the second gating chip U16 are for being connectedProportion divider module, the three-phase output end of differential amplification module and first group of operational amplification circuitThree outputs are connected in six voltage signal inputs of the first gating chip U15, secondThree signal output parts of group operational amplification circuit and the 3rd group of operational amplification circuit three are defeatedGo out six voltage signal inputs that end is connected in the second gating chip U16;
Six voltage input ends controlling the 3rd gating chip U17 of gating module connect respectivelyIn three outputs of three outputs and the second gating chip U16 of the first gating chip U15End, three outputs of the 3rd gating chip U17 are as the three-phase output of controlling gating moduleEnd Va_INTin、Vb_INTin、Vc_INTin;
The control signal input of the first gating chip U15 and the second gating chip U16 passes throughThe first gating control algorithm amplifier connects processor, the control letter of the 3rd gating chip U17Number input connects processor by the second gating control algorithm amplifier.
Preferably, analog integration module comprises two analog integration chips, will control gating moduleThe three-phase pulse signal that conveying is come is converted to three-phase saddle-shape analog signal output to processor.
The beneficial effects of the utility model are: attenuation module is connected dividing potential drop by three-phase by resistanceOutput high pressure becomes low pressure; Differential amplification module is that deamplification is passed through to differential operational amplifierCarry out a certain proportion of computing, three-phase output voltage is the N end to DC bus-bar voltage respectively;Proportion divider module can be divided into signal the voltage signal of the different amplitudes in four tunnels in proportion; Control choosingThe voltage signal of the different amplitudes in logical module Jiang Si road is according to the size of current frequency converter switching frequencySelect which signal is sent to analog integration module; Analog integration module adopts resistance and integrationThe integrating circuit of chip composition, converts pulse signal to saddle-shape analog signal and is sent to processingDevice. Circuit structure is simple, be convenient to implement, and cost of manufacture is low, by frequency converter three-phase output PWMImpulse wave converts collectable shape of a saddle continuous signal to.
Detailed description of the invention
Below in conjunction with drawings and Examples, the utility model is described further.
A kind of frequency converter output PWM voltage detecting system (Fig. 1), comprises and is connected in successively changeAttenuation module 1, differential amplification module 2, the proportion divider of the PWM of device three-phase output frequently voltageModule 3, control gating module 4 and analog integration module 6, the output of analog integration module 6End is connected in processor.
Attenuation module 1 (Fig. 2) comprises No. three attenuator circuits, is connected to frequency converter three-phaseOutput Va,Vb,Vc, each road attenuator circuit comprises the resistance of several series connection, the present embodimentZhong Mei road attenuator circuit comprises the resistance of five series connection, by the resistance dividing potential drop of connecting, three-phase is exportedHigh pressure becomes low pressure.
Differential amplification module 2 (Fig. 3) comprises three differential amplifier circuits, three differential amplificationsCircuit respectively has an input to be connected to three outputs of attenuation module 1, three differenceAnother input of amplifying circuit is all connected in dc bus, three differential amplifier circuits defeatedGo out the three-phase output end V of end as differential amplification module 2a0,Vb0,Vc0. By deamplification,Three-phase output voltage is the N end to DC bus-bar voltage respectively, by differential operational amplifier U1,U2, U3 carry out a certain proportion of computing
Proportion divider module 3 (Fig. 4) comprises nine operational amplification circuits, each operation amplifierCircuit comprises an operational amplifier, and the in-phase input end of operational amplifier connects the first resistanceOne end, the other end of the first resistance is as the input of operational amplification circuit, operational amplifierInverting input is connected the output as operational amplification circuit with output, and in-phase input endBy the second resistance eutral grounding; Nine operational amplification circuits are equally divided into three groups, three fortune of every groupThe input of calculating amplifying circuit connects respectively the three-phase output end of differential amplification module 2; Nine fortuneCalculate amplifying circuit and be designated as respectively U4, U5, U6, U7, U8, U9, U10, U11 and U12.
Control gating module 4 (Fig. 5) and comprise three gating chips, the first gating chip U15Six signal voltage inputs and six voltage signal inputs of the second gating chip U16Be used for connecting proportion divider module 3, the three-phase output end of differential amplification module 2 and first group of fortuneThree outputs calculating amplifying circuit are connected in six voltage signals of the first gating chip U15Input, three signal output parts and the 3rd group of operation amplifier electricity of second group of operational amplification circuitThree outputs on road are connected in six voltage signal inputs of the second gating chip U16.
As shown in Figure 4 and Figure 5, U4, U7, U10 are first group, and U5, U8, U11 areSecond group, U6, U9, U12 are the 3rd group; The input of U4, U7, U10 connects Va0,The input of U5, U8, U11 connects Vb0, the input of U6, U9, U12 connects Vc0;The output of U4 is designated as Va1, the output of U7 is designated as Va2, the output of U10 is designated as Va3;The output of U5 is designated as Vb1, the output of U8 is designated as Vb2, the output of U11 is designated as Vb3;The output of U6 is designated as Vc1, the output of U9 is designated as Vc2, the output of U12 is designated as Vc3;
Va0And Va1、Vb0And Vb1、Vc0And Vc1Corresponding six of the first gating chip U15 that connectsIndividual signal input part, Va2And Va3、Vb2And Vb3、Vc2And Vc3The corresponding second gating core that connectsSix signal input parts of sheet U16;
Six inputs controlling the 3rd gating chip U17 of gating module 4 are connected toThree outputs of the first gating chip U15 and three outputs of the second gating chip U16,Three outputs of the 3rd gating chip U17 are as the three-phase output end of controlling gating module 4Va_INTin、Vb_INTin、Vc_INTin. The first gating chip U15 and the second gating chipThe control signal input of U16 is connected and is processed by the first gating control algorithm amplifier U13Device, the control signal input of the 3rd gating chip U17 is put by the second gating control algorithmLarge device U14 connects processor.
Proportion divider module 3 is divided into signal the voltage signal of the different amplitudes in four tunnels in proportion, defeatedGo out with the no-load voltage ratio of input and be followed successively by 1,0.75,0.5,0.25; Control gating module 4 Jiang Si roadsThe voltage signal of different amplitudes is selected which according to the size of current frequency converter switching frequencySignal is sent to analog integrator circuit, needs software algorithm to provide signal and removes to control gating circuit.
Analog integration module 6 (Fig. 6) comprises two analog integration chips, adopts resistance and long-pendingDivide the integrating circuit of chip composition to carry the three-phase pulse signal of coming by controlling gating module 4 Va_INTin、Vb_INTin、Vc_INTinBe converted to three-phase saddle-shape analog signal output to processingDevice.
According to the switching frequency output two-way logic control signal of Set For Current, two-way logic controlSignal combination becomes four kinds of states, for controlling the circuit Jiang Si road different amplitudes of gating module 4Analog integration module 6 is sent on a wherein road of voltage signal, and sampling coefficient is according to whole hardware electricityThe sampling resistor on road and switching frequency are determined.
Frequency converter three-phase output end (U, V, W) respectively with the negative terminal of DC bus-bar voltage(N) form three-phase output voltage, through attenuation module 1, differential amplification module 2, ratioDivision module 3 obtains the three-phase voltage signal of four groups of different amplitudes, controls the control of gating module 4Signal processed is combined into four kinds of states by processor output two-way logical signal (sel0, sel1) and entersRow gating. Table one has illustrated the control signal of gating circuit and has been sent to analog integrator circuit Si roadRelation between the voltage signal of different amplitudes.
Table one
The integration core of processor first control simulation integration module 6 in the time that each control cycle arrivesSheet stops integration, then obtains the frequency converter output phase voltage value of last control cycle, then againControl integration chip reset, start integration, so that next control cycle calculates frequency converter output phaseMagnitude of voltage.
Integration chip internal integrating capacitor is that 100PF and sampling resistor are 2M Europe, when integrationBetween constant be RC=200us, output voltage is Vo=(Ts/200us)*Vi, byCan obtain correspondingAfter each road proportion divider circuit, calculate the minimal switching frequency of frequency converterVo_max_ADIt is the highest electricity that integration chip outputs to processor A D mouthPress Vo_max_AD=3V, the ratio of whole modulate circuit is 0.015/5.1, now can obtainBy the first via, without proportion divider circuit, whole hardware is nursed one's healthThe maximal phase voltage magnitude that circuit can support frequency converter output is 1020V, in order to ensure rightWithin the scope of the switching frequency of answering, the safe clearance of whole hardware modulate circuit, chooses Vi_min=850V. Because the AD of processor is 12, corresponding A D maximum is 4096, and hardware circuit adds1.5V biasing, therefore corresponding A D maximum is 2048, associative list one, makes in software algorithmWith sampling coefficient and switching frequency scope configure by table two. The switch that software is set according to userFrequency, judges according to table two switching frequency is in which interval, as user sets opening of frequency converterPass frequency is fs=3.5K, the sampling coefficient using in software algorithm isLocate simultaneouslyReason device output sel1=0, sel0=1, controls gating module 4 gating the second road signals and is sent to integration coreSheet. Switching frequency scope corresponding to the first via is to be more than or equal to 4.2K; What the second tunnel was corresponding opensClosing frequency range is to be more than or equal to 3.2K and to be less than 4.2K; The switching frequency model that Third Road is correspondingEnclose is to be more than or equal to 2.1K and to be less than 3.2K; Switching frequency scope corresponding to Si road is to be greater thanEqual 1K and be less than 2.1K; Switching frequencies corresponding different in software algorithm use different adoptingSpline coefficient, actual phase voltage is that sampling coefficient is multiplied by the processor AD value obtaining of sampling.
Table two
Should be understood that, for those of ordinary skills, can according on stateBrightly improved or convert, and that all these improvement and conversion all should belong to the utility model is appendedThe protection domain of claim. It is special that the part not being described in detail in this description belongs to this areaThe known prior art of industry technical staff.