CN205071034U - Switch - Google Patents
Switch Download PDFInfo
- Publication number
- CN205071034U CN205071034U CN201520683048.7U CN201520683048U CN205071034U CN 205071034 U CN205071034 U CN 205071034U CN 201520683048 U CN201520683048 U CN 201520683048U CN 205071034 U CN205071034 U CN 205071034U
- Authority
- CN
- China
- Prior art keywords
- switch
- circuit
- output
- input
- drive circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The utility model discloses a switch, this switch include the switch mainboard, are equipped with microprocessor, reset circuit, drive circuit, a plurality of signal processing chip on the switch mainboard, microprocessor's control end is connected with reset circuit's controlled end, and reset circuit's output is connected with drive circuit's input, and drive circuit's output is connected with a plurality of signal processing chip respectively, wherein, microprocessor is used for controlling reset circuit output reset signal, drive circuit is used for enlargeing the processing with reset signal to reinforcing reset signal's driving force, signal processing chip is used for switch receiving and sending's the data message encode and/or the processing of decoding. The utility model discloses the characteristics that have the driving energy reinforce that restores to the throne that goes on restoring to the throne to a plurality of chips among the switch.
Description
Technical field
The utility model relates to switch technology field, particularly relates to a kind of switch.
Background technology
Switch, has another name called Ethernet switch, is a kind of equipment completing information exchange functions in a communications system.
Existing switch forms primarily of switch mainboard and the network port provided thereon and multiple signal processing chip for Code And Decode.Signal processing chip there will be the problems such as deadlock, program fleet in the middle of the process of work, therefore, when carrying out exchanger circuit system, each chip needs one can the reset circuit of proper reset whole system, in system electrification or when crashing, reset control is carried out, to make system run all right to the master controller in system or main control chip.
And the reset circuit of switch is made up of some simple electronic devices and components, the chip that this reset circuit is connected to other by an output realizes reset function.Although existing reset control circuit can realize reset function effectively, when the chip that this reset circuit connects is more, the problem that reset circuit output port driving force is inadequate will be there is.
Utility model content
Main purpose of the present utility model is to provide a kind of switch, is intended to improve the reset drives ability resetted to multiple chip in switch.
For achieving the above object, the utility model provides a kind of switch, comprises switch mainboard, and described switch mainboard is provided with microprocessor, reset circuit, drive circuit, multiple signal processing chip; Described microprocessor-based control end is connected with the controlled end of described reset circuit, and the output of described reset circuit is connected with the input of described drive circuit, and the output of described drive circuit is connected with described multiple signal processing chip respectively; Wherein, described microprocessor exports reset signal for controlling described reset circuit; Described drive circuit is used for described reset signal being carried out amplification process, to strengthen the driving force of described reset signal; The data message that described signal processing chip is used for receiving described switch and send carries out coding and/decoding process.
Preferably, described drive circuit comprises the driving chip with multiple input, output and controlled end, and the input of described driving chip is the input of described drive circuit, and the controlled end of described driving chip is the controlled end of described drive circuit; Each output of described driving chip is respectively arranged with a resistance, and one end that resistance described in each is not connected with described driving chip is the output of described drive circuit.
Preferably, described driving chip model is 74LV125.
Preferably, described switch mainboard is also provided with the data input circuit identical with described signal processing chip quantity and data output circuit; The input of described data input circuit is for receiving data-signal, the output of described data input circuit is connected with the input of described signal processing chip, the output of described signal processing chip is connected with the input of described data output circuit, and the output of described data output circuit is used for outputting data signals.
Preferably, described switch also comprises switch housing, described switch housing is provided with plastic barrier plate, described switch housing is divided into left space region and right space region by described plastic barrier plate, described switch mainboard is fixed on described left space region, described right space region is provided with the first power supply, and described first power supply is used for for described switch main board power supply.
Preferably, described switch mainboard is provided with multiple Signal transmissions terminal, and on described switch housing, the corresponding position of Signal transmissions terminal described in each is respectively equipped with for the accommodating data-interface of Signal transmissions terminal described in each.
Preferably, described switch housing corresponds to described right space region place and is provided with multiple ventilation hole.
Preferably, described ventilation hole is slot.
The utility model has the driving chip of many group independent input ends and output by setting up on switch mainboard, amplification process is carried out to the reset signal that the reset circuit on switch mainboard exports, to strengthen to the reset drives ability that multiple chip resets in this switch, thus make the switch operating state comprising described switch mainboard more stable.
Accompanying drawing explanation
In order to be illustrated more clearly in the utility model embodiment or technical scheme of the prior art, be briefly described to the accompanying drawing used required in embodiment or description of the prior art below, apparently, accompanying drawing in the following describes is only embodiments more of the present utility model, for those of ordinary skill in the art, under the prerequisite not paying creative work, the structure according to these accompanying drawings can also obtain other accompanying drawing.
Fig. 1 is the motherboard circuit module diagram of the utility model switch one embodiment;
Fig. 2 is the motherboard circuit module diagram of the utility model switch two embodiment;
Fig. 3 is the structural representation of the drive circuit of switch mainboard in the utility model switch;
Fig. 4 is the structural representation of the utility model switch housing.
The realization of the utility model object, functional characteristics and advantage will in conjunction with the embodiments, are described further with reference to accompanying drawing.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, carry out clear, complete description to the technical scheme in the utility model, obviously, described embodiment is only a part of embodiment of the present utility model, instead of whole embodiments.Based on embodiment of the present utility model, the every other embodiment that those of ordinary skill in the art obtain under the prerequisite of not making creative work, all belongs to protection range of the present utility model.
Needing to illustrate, relating to the description of " first ", " second " etc. in the utility model only for describing object, and instruction can not be interpreted as or imply its relative importance or the implicit quantity indicating indicated technical characteristic.Therefore, be limited with " first ", the feature of " second " can express or impliedly comprise at least one this feature.In addition; technical scheme between each embodiment can be combined with each other; but must be can be embodied as basis with those of ordinary skill in the art; when technical scheme combination occur conflicting maybe cannot realize time will be understood that the combination of this technical scheme does not exist, also not the utility model require protection range within.
The utility model proposes a kind of switch.
Referring to figs. 1 through the motherboard circuit module diagram that Fig. 4, Fig. 1 are the utility model switch one embodiment; Fig. 2 is the motherboard circuit module diagram of the utility model switch two embodiment; Fig. 3 is the structural representation of the drive circuit of switch mainboard in the utility model switch; Fig. 4 is the structural representation of the utility model switch housing.
In embodiment of the present utility model, this switch comprises switch mainboard (scheming not shown), and described switch mainboard is provided with microprocessor 110, reset circuit 120, drive circuit 130, multiple signal processing chip 140; The control end of described microprocessor 110 is connected with the controlled end of described reset circuit 120, the output of described reset circuit 120 is connected with the input of described drive circuit 130, and the output of described drive circuit 130 is connected with described multiple signal processing chip 140 respectively.Wherein, described microprocessor 110 exports reset signal for controlling described reset circuit 120; Described drive circuit 130 processes for described reset signal being carried out amplification, to strengthen the driving force of described reset signal; Described signal processing chip 140 carries out decoding and/coded treatment for the data message receiving described switch and send.
When needing certain control in described multiple signal processing chip 140 to reset, described microprocessor 110 exports the controlled end that controls signal to described reset circuit 120, and described reset circuit 120 starts.The output of described reset circuit 120 exports reset signal one of them input to described drive circuit 130, output corresponding with this input in described drive circuit 130 exports one in the reset signal after amplifying to described multiple signal processing chip 140, and this signal processing chip 140 resets.
Drive circuit 130 is added between reset circuit 120 and multiple signal processing chip 140, the driving force of the reset signal that described reset circuit 120 exports can be strengthened, thus avoid the problem that described signal processing chip 140 cannot reset not because of reset drives, to make the running status of described switch more stable.Preferably, described drive circuit 130 comprises the driving chip U with multiple input, output and controlled end, the input of described driving chip U is the input of described drive circuit 130, and the controlled end of described driving chip U is the controlled end of described drive circuit 130; Each output of described driving chip U is respectively arranged with a resistance, and one end that resistance described in each is not connected with described driving chip U is the output of described drive circuit 130.The signal that the output of described driving chip U receives according to its input and controlled end exports high level, low level or high-impedance state, to realize the driving function of described drive circuit 130.
When described drive circuit 130 starts, the controlled end of described driving chip U receives low level signal, and described driving chip U starts.Now, if any one input of described driving chip U receives high level signal, then the output of corresponding with the input of described driving chip U driving chip U will export high level signal.Same, if any one input of described driving chip U receives low level signal, then corresponding with the input of described driving chip U driving chip U output is by output low level signal.Preferably, the model of described driving chip U is 74LV125, and the quantity of described resistance is four, is the first resistance R1, the second resistance R2, the 3rd resistance R3 and the 4th resistance R4 respectively; The power end VCC of described driving chip U is connected with second source VDD, the earth terminal GND ground connection GND of described driving chip U.Also comprise the first electric capacity C1 for elimination power supply clutter between described second source VDD and ground GND, one end of described first electric capacity C1 is connected with described second source VDD, the other end ground connection GND of described first electric capacity C1.It should be noted that, described driving chip U has four groups of independently input, output and controlled ends; Be respectively first input end 1A, the first output 1Y and the first controlled end
second input 2A, the second output 2Y and the second controlled end
3rd input 3A, the 3rd output 3Y and the 3rd controlled end
four-input terminal 4A, the 4th output 4Y and the 4th controlled end
correspondingly, described drive circuit has four groups of independently inputs, output and controlled end; Be respectively first input end IN1, the first output OUT1 and the first controlled end
second input IN2, the second output OUT2 and the second controlled end
3rd input IN3, the 3rd output OUT3 and the 3rd controlled end
four-input terminal IN4, the 4th output OUT4 and the 4th controlled end
this drive circuit 130 can realize reset level being required that different signal processing chips 140 carries out the function resetted simultaneously.
Further, described switch mainboard is also provided with the data input circuit 150 identical with described signal processing chip 140 quantity and data output circuit 160; The input of described data input circuit 150 is for receiving data-signal, the output of described data input circuit 150 is connected with the input of described signal processing chip 140, the output of described signal processing chip 140 is connected with the input of described data output circuit 160, and the output of described data output circuit 160 is used for outputting data signals.
Particularly, these data for receiving the data of client upload, and are delivered to described signal processing chip 140 by described data input circuit 150, and described data output circuit 160 is sent to network for the data after being processed by signal processing chip 140.The transfer of data that described data input circuit 150 and data output circuit 160 are conducive to making data between client and switch is more stable, accurate.
Further, described switch also comprises switch housing 11, described switch housing is provided with plastic septum 111, described switch housing 11 is divided into left space region and right space region by described plastic septum 111, described switch mainboard is fixed on described left space region, described right space region is provided with the first power supply (scheming not shown), and described first power supply is used for for described switch main board power supply.Be understandable that, this switch housing 11 has protective effect to the circuit on described switch mainboard and mainboard; This mainboard is set up described plastic septum 111, can effectively the first power supply and switch mainboard be separated, make this switch mainboard can not be subject to the interference of the electromagnetic signal that described first power supply sends in the course of the work.
Further, described switch mainboard is provided with multiple Signal transmissions terminal (scheming not shown), and on described switch housing 11, the corresponding position of Signal transmissions terminal described in each is respectively equipped with for the accommodating data-interface 112 of Signal transmissions terminal described in each.Can effectively prevent the dirts such as extraneous dust from entering switch mainboard according to described Signal transmissions terminal setting data interface 112, and then the runnability of circuit on disturbed switch mainboard.In addition, described switch housing 11 corresponds to described right space region place and is provided with multiple ventilation hole 113.Because the continuous operating time of switch is long, and described first power supply is located on the right space region in described housing, therefore, sets up ventilation hole 113 and is conducive to heat radiation, to extend the useful life of this switch.Preferably, the shape of described ventilation hole 113 is slot.Easily know according to physics knowledge, the ventilating opening of slot is narrower, makes the pressure passing in and out switch housing 11 become large, and then increases air velocity, switch is dispelled the heat and accelerates.
Below, be the course of work of the above-mentioned switch that the present embodiment provides:
When described switch starts, described switch mainboard obtains working power from described first power supply, and described switch mainboard starts.Described microprocessor 110 exports the controlled end that controls signal to described reset circuit 120, the output of described reset circuit 120 exports the first input end IN1 of driving chip U in reset signal to described drive circuit 130, described reset signal is carried out amplification process by described driving chip U, the output of described driving chip U exports the reset signal after amplifying process and one that is delivered to through above-mentioned first resistance R1 in described multiple signal processing chip 140, and this signal processing chip 140 resets.Be understandable that, described driving chip U comprises the amplifying circuit of four groups of separate work, and often group amplifying circuit includes input, output and controlled end.Therefore the reset signal that the output of described reset circuit exports can input described first input end IN1, also can input described second input IN2, the 3rd input IN3, four-input terminal IN4.
When described switch steady operation, described switch mainboard starts steady operation.The input of described data input circuit 150 receives the data of client upload, the output of described data input circuit 150 exports one in these data to described multiple signal processing chip 140, described signal processing chip 140 is by described decoding data and/coded treatment and in its output output data after treatment, the input of described data output circuit 160 receives the data after this signal processing chip 140 processes, and the data that the output of described data output circuit 160 is received are sent to network terminal.
The foregoing is only preferred embodiment of the present utility model; not thereby the scope of the claims of the present utility model is limited; every under inventive concept of the present utility model; utilize the equivalent structure transformation that the utility model specification and accompanying drawing content are done, or directly/be indirectly used in other relevant technical fields to include in scope of patent protection of the present utility model.
Claims (8)
1. a switch, comprises switch mainboard, it is characterized in that, described switch mainboard is provided with microprocessor, reset circuit, drive circuit and multiple signal processing chip; Described microprocessor-based control end is connected with the controlled end of described reset circuit, and the output of described reset circuit is connected with the input of described drive circuit, and the output of described drive circuit is connected with described multiple signal processing chip respectively; Wherein, described microprocessor exports reset signal for controlling described reset circuit; Described drive circuit is used for described reset signal being carried out amplification process, to strengthen the driving force of described reset signal; Described signal processing chip is for process of encoding to the data message of described switch reception and transmission and/or decode.
2. switch as claimed in claim 1, it is characterized in that, described drive circuit comprises the driving chip with multiple input, output and controlled end, the input of described driving chip is the input of described drive circuit, and the controlled end of described driving chip is the controlled end of described drive circuit; Each output of described driving chip is respectively arranged with a resistance, and one end that resistance described in each is not connected with described driving chip is the output of described drive circuit.
3. switch as claimed in claim 2, it is characterized in that, the model of described driving chip is 74LV125.
4. switch as claimed in claim 1, is characterized in that, described switch mainboard is also provided with the data input circuit identical with described signal processing chip quantity and data output circuit; The input of described data input circuit is for receiving data-signal, the output of described data input circuit is connected with the input of described signal processing chip, the output of described signal processing chip is connected with the input of described data output circuit, and the output of described data output circuit is used for outputting data signals.
5. switch as claimed in claim 1, it is characterized in that, described switch also comprises switch housing, described switch housing is provided with plastic barrier plate, described switch housing is divided into left space region and right space region by described plastic barrier plate, described switch mainboard is fixed on described left space region, and described right space region is provided with the first power supply, and described first power supply is used for for described switch main board power supply.
6. switch as claimed in claim 5, it is characterized in that, described switch mainboard is provided with multiple Signal transmissions terminal, and on described switch housing, the corresponding position of Signal transmissions terminal described in each is respectively equipped with for the accommodating data-interface of Signal transmissions terminal described in each.
7. switch as claimed in claim 5, is characterized in that, described switch housing corresponds to described right space region place and is provided with multiple ventilation hole.
8. switch as claimed in claim 7, it is characterized in that, described ventilation hole is slot.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520683048.7U CN205071034U (en) | 2015-09-06 | 2015-09-06 | Switch |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520683048.7U CN205071034U (en) | 2015-09-06 | 2015-09-06 | Switch |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205071034U true CN205071034U (en) | 2016-03-02 |
Family
ID=55397534
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520683048.7U Active CN205071034U (en) | 2015-09-06 | 2015-09-06 | Switch |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205071034U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106789356A (en) * | 2017-02-14 | 2017-05-31 | 国网河北省电力公司衡水供电分公司 | A kind of Unified Network management and monitoring method and system and device |
-
2015
- 2015-09-06 CN CN201520683048.7U patent/CN205071034U/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106789356A (en) * | 2017-02-14 | 2017-05-31 | 国网河北省电力公司衡水供电分公司 | A kind of Unified Network management and monitoring method and system and device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104423462B (en) | Rack server | |
| CN104615401A (en) | FPGA (field programmable gate array) based KVM (kernel-based virtual machine) implementing method | |
| CN208188815U (en) | BMC module system | |
| CN205071034U (en) | Switch | |
| CN102306446B (en) | Infrared transponder for realization of Ethernet and local control infrared equipment and method of infrared transponder | |
| EP2827205B1 (en) | Remote terminal device and method of operating the same | |
| CN102253686B (en) | Server system and switching method thereof | |
| CN108266861B (en) | Multi-split air conditioning system capable of carrying out pairing networking through identification card and networking method thereof | |
| US9271425B1 (en) | Industrial server system | |
| CN102023957A (en) | Method for stimulating multiple serial ports by a USB interface for transmitting data and USB compound device | |
| CN205139684U (en) | Two bus communication's embedded motion controller | |
| CN203012478U (en) | Distributed control facility for ultra-multichannel optical fiber system of laser device | |
| CN104348756A (en) | Switch system | |
| CN207853885U (en) | A kind of transmission device based on 2.4GHZ | |
| CN203812389U (en) | Address matching device | |
| CN207764828U (en) | A kind of fieldbus based multi-channel RF ID gateway systems | |
| CN208190676U (en) | A kind of Encrypted Transmission Equipment based on 2.4GHZ | |
| CN201156194Y (en) | General PLC analog outputting module | |
| CN113778927B (en) | Method, device and equipment for managing server network port chip based on substrate management controller | |
| CN109960225A (en) | A kind of combined dcs and implementation method | |
| US20160110306A1 (en) | Industrial Server System | |
| CN208240340U (en) | A kind of mining LED information display control circuit | |
| CN216871114U (en) | 10Mbps multi-protocol serial port card of PMC specification | |
| CN210639499U (en) | Asset information management architecture of server system | |
| CN104867298A (en) | Apparatus and method for address matching |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |