CN205049891U - Analog signal acquisition circuit - Google Patents
Analog signal acquisition circuit Download PDFInfo
- Publication number
- CN205049891U CN205049891U CN201520804075.5U CN201520804075U CN205049891U CN 205049891 U CN205049891 U CN 205049891U CN 201520804075 U CN201520804075 U CN 201520804075U CN 205049891 U CN205049891 U CN 205049891U
- Authority
- CN
- China
- Prior art keywords
- multipexer
- divider
- signal
- signal acquisition
- acquisition circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
The utility model discloses an analog signal acquisition circuit can be connected signal acquisition end through simulation demultiplexer with different processing circuit to the signal type who gathers according to signal acquisition end distributes the processing circuit of difference to handle analog signal, and then exports little the control unit through the simulation multiple selector with the analog signal gating of corresponding processing circuit output. From this, need not set up the collection that a plurality of different kinds of analog signal can be supported to a plurality of signal acquisition end.
Description
Technical field
The utility model relates to electronic circuit technology, is specifically related to a kind of analogue signal acquisition circuit.
Background technology
In the design of Mechatronic Systems, control circuit needs to gather multiple circuit parameter or environment parameter usually to realize for Systematical control, these parameters comprise the signal that the environment parameter sensors such as temperature sensor, pressure transducer, humidity sensor, optical sensor detect, and also comprise the parameters such as the voltage of internal system circuit, electric current.Console controller needs these collection of simulant signal, and and then is converted to digital signal and is further processed.And the Mechatronic Systems of different model needs the value volume and range of product of the parameter gathered to have nothing in common with each other, such as, in air-conditioner set, console controller needs to carry out the detection of temperature-sensitive bag, PT100 temperature sensor detects, 0-10V voltage signal detects, 4-20mA current signal detects, and different air-conditioner set can have different test items.If the analogue signal acquisition circuit different for different unit designs can increase design burden, raise the cost.If all types of analogue signal acquisition circuit is all arranged on system, control circuit plate, then greatly can increases the area of system, control circuit plate, be unfavorable for miniaturization; And the micro-control unit (MicrocontrollerUnit, MCU) in control circuit cannot provide the input/output end port of respective amount to support all types of analogue signal acquisition circuit.
Utility model content
In view of this, the utility model provides a kind of analogue signal acquisition circuit, under the prerequisite not increasing micro-control unit input/output end port, can support the collection of multiple dissimilar simulating signal.
First aspect, provides a kind of analogue signal acquisition circuit, comprising:
At least one first Multipexer divider, input end is connected with collection of simulant signal terminal;
Multiple signal processing circuit, is connected with multiple output terminals of described first analog multichannel switch respectively, for carrying out pre-service to dissimilar simulating signal;
At least one Multipexer selector switch, has the multiple input ends be connected with the output terminal of described multiple signal processing circuit respectively, and exports the first simulating signal collected;
Wherein, described first Multipexer divider and described Multipexer selector switch have at least one the address end for configuring conductive channel.
Preferably, described multiple signal processing circuit comprises bleeder circuit, and described bleeder circuit comprises:
First resistance and the second resistance, between the first output and ground being connected in series in the first Multipexer divider;
Wherein, the output terminal of described bleeder circuit is the link of the first resistance and the second resistance.
Preferably, described multiple signal processing circuit comprises:
Current-to-voltage converting circuit, is converted to voltage signal for the current signal exported by the second output terminal of described first Multipexer divider.
Preferably, described first Multipexer divider adopts the analog multichannel switch of two-way admittance.
Preferably, described multiple signal processing circuit comprises resistance detecting circuit, and described resistance detecting circuit comprises:
3rd resistance, between the 3rd output terminal being connected to pull-up voltage end and described first Multipexer divider;
Wherein, the output terminal of described resistance detecting circuit is connected with the 3rd output terminal of described first Multipexer divider.
Preferably, described analogue signal acquisition circuit also comprises:
At least one second Multipexer divider, input end is connected with the input end of described first Multipexer divider, and address end is connected with the corresponding address end of described first Multipexer divider, and the 3rd output terminal is for exporting the second simulating signal.
Preferably, described first Multipexer divider and described second Multipexer divider are integrated in same integrated circuit (IC) chip.
Preferably, described analogue signal acquisition circuit comprises multiple Multipexer selector switch, and the address end that described multiple Multipexer selector switch is corresponding is interconnected;
Described analogue signal acquisition circuit also comprises:
Controller, is connected with the address end of described multiple Multipexer selector switch, for exporting the gating signal of Multipexer selector switch;
Wherein, each Multipexer selector switch is used for according to the described gating signal controllably each passage of gating successively.
Preferably, described controller is also connected with the address end of described first Multipexer divider, for exporting the gating signal of the first Multipexer divider.
Signals collecting terminal can be connected from different signal processing circuits by Multipexer divider, thus according to the signal type of signals collecting terminal collection, simulating signal is assigned to different signal processing circuit process, and then output to micro-control unit by the simulating signal gating that the signal processing circuit of correspondence exports by Multipexer selector switch, thus, do not need to arrange the collection that multiple signals collecting terminal can support multiple dissimilar simulating signal.
Accompanying drawing explanation
By referring to the description of accompanying drawing to the utility model embodiment, above-mentioned and other objects, features and advantages of the present utility model will be more clear, in the accompanying drawings:
Fig. 1 is the circuit diagram of the analogue signal acquisition circuit of the utility model first embodiment;
Fig. 2 is the circuit diagram of the analogue signal acquisition circuit of the utility model second embodiment;
Fig. 3 is the circuit diagram of the analogue signal acquisition circuit of the utility model the 3rd embodiment.
Embodiment
Based on embodiment, the utility model is described below, but the utility model is not restricted to these embodiments.In hereafter details of the present utility model being described, detailedly describe some specific detail sections.Do not have the description of these detail sections can understand the utility model completely for a person skilled in the art yet.In order to avoid obscuring essence of the present utility model, known method, process, flow process, element and circuit do not describe in detail.
In addition, it should be understood by one skilled in the art that the accompanying drawing provided at this is all for illustrative purposes, and accompanying drawing is not necessarily drawn in proportion.
Meanwhile, should be appreciated that in the following description, " circuit " refers to the galvanic circle connected and composed by electrical connection or electromagnetism by least one element or electronic circuit.When " being connected to " another element when claiming element or circuit or claiming element/circuit " to be connected to " between two nodes, it can be directly couple or be connected to another element or can there is intermediary element, the connection between element can be physically, in logic or its combine.On the contrary, " be directly coupled to " when claiming element or " being directly connected to " another element time, mean that both do not exist intermediary element.
Unless the context clearly requires otherwise, similar words such as " comprising ", " comprising " otherwise in whole instructions and claims should be interpreted as the implication that comprises instead of exclusive or exhaustive implication; That is, be the implication of " including but not limited to ".
In description of the present utility model, it is to be appreciated that term " first ", " second " etc. are only for describing object, and instruction or hint relative importance can not be interpreted as.In addition, in description of the present utility model, except as otherwise noted, the implication of " multiple " is two or more.
Fig. 1 is the circuit diagram of the analogue signal acquisition circuit of the utility model first embodiment.As shown in Figure 1, analogue signal acquisition circuit comprises a first Multipexer divider 11, multiple signal processing circuit 12a-c and Multipexer selector switch 13.
Multipexer divider (AnalogDemultiplexer) is the different conditions according to input gating signal, input simulating signal is delivered to the circuit of appointed output terminal.In the present embodiment, the first Multipexer divider 11 has an an input end S and four output terminal D1-D4, has an Enable Pin En and two address end A0-A1 simultaneously.Address field A0-A1 inputs gating signal and corresponding passage is switched on.Enable Pin En can control simulation demultplexer work or do not work.Should be understood that above quantity is only explanation illustration purpose, the utility model can be suitable for the more or less Multipexer divider of output terminal quantity.
Meanwhile, Multipexer selector switch (AnalogMultiplexer) is the different conditions according to input gating signal, circuit multichannel being inputted of specifying in simulating signal and output to output terminal.In the present embodiment, Multipexer selector switch 13 has four input end S1-S4 and output terminal D, has individual Enable Pin En and two address end A0-A1 simultaneously.Address field A0-A1 inputs gating signal and corresponding passage is switched on.Enable Pin En can control simulation demultplexer work or do not work.Should be understood that above quantity is only explanation illustration purpose, the utility model can be suitable for the more or less Multipexer selector switch of output terminal quantity.
The input end of the first Multipexer divider 11 is connected with collection of simulant signal terminal, and meanwhile, output terminal connects with corresponding signal processing circuit 12a-12c respectively.In the present embodiment, only have the simulating signal of three types to gather, therefore, the output terminal of the first Multipexer divider 11 only uses three tunnels, and output terminal D4 is unsettled.
Signal processing circuit 12a-12c is used for carrying out pre-service to dissimilar simulating signal, to export the simulating signal being suitable for the process of rear class A/D converter.
Particularly, the passage that the first output terminal D1 connects, for gathering voltage signal, is putting before this, and the signal processing circuit 12a that the first output terminal D1 connects is bleeder circuit, and it comprises the first resistance R1 and the second resistance R2.First resistance R1 and the second resistance R2 is connected in series between the first output terminal D1 and earth terminal, exports the voltage through dividing potential drop from the link of the first resistance R1 and the second resistance R2.Thus, A/D converter process is being outputted to after voltage division processing can being carried out to higher voltage.
Meanwhile, the passage that the second output terminal D2 connects, for gathering current signal, is putting before this, and the signal processing circuit 12b that the second output terminal D2 connects is current-to-voltage converting circuit, and it is converted to voltage signal for the current signal exported by the second output terminal D2.In the present embodiment, current-to-voltage converting circuit is the resistance Rz be connected between output terminal D2 and earth terminal.The current flowing resistance Rz that output terminal D2 exports produces voltage signal, and this voltage signal can characterize the electric current of input, and is transferred to A/D converter process.
Meanwhile, the passage that the 3rd output terminal D3 connects is used for collecting temperature signal.Part temperature sensor, such as PT100 temperature sensor, vary with temperature and have different resistances, by the conversion of its resistance being converted to the detection that change in voltage can realize for temperature.The signal processing circuit 12c be connected with the 3rd input end D3 is resistance detecting circuit.In the present embodiment, in order to realize the detection for resistance, the first Multipexer selector switch 11 is needed to be the MUX of two-way admittance, namely its voltage/current signals can be delivered to output terminal from input end, also can be delivered to input end from output terminal, this can be realized by the analog multichannel switch of two-way admittance.
Resistance detecting circuit comprises the 3rd resistance R3, and it is connected between pull-up voltage end Vcc and output terminal D3.When the 3rd output terminal D3 is connected with input end S gating, because collection terminal sub-connection is to temperature sensor, therefore, the voltage at the 3rd output terminal D3 place is the voltage of voltage after the electric resistance partial pressure of the 3rd resistance R3 and temperature sensor of pull-up voltage end Vcc, and it can characterize the size of temperature sensor resistance.Therefore, the voltage at output terminal D3 place outputs to the collection that A/D converter can realize for temperature signal.
The input end D1-D3 of Multipexer selector switch is connected with the output terminal of signal processing circuit 12a-12c respectively, and according to the gating signal of address end using the signal of respective channel as the first analog signal output to rear class A/D converter.
The address end of the first Multipexer divider and Multipexer selector switch can pre-set by micro-control unit or by the toggle switch of optional low and high level.After being provided with, analogue signal acquisition circuit can gather the simulating signal of a road corresponding types.According to the difference arranged, analogue signal acquisition circuit can be formed the voltage signal acquisition circuit with S->D1->S1->D path, or there is the current signal Acquisition Circuit in S->D2->S2->D path, or there is the temperature signal collection circuit of S->D3->S3->D.
Thus, signals collecting terminal can be connected from different signal processing circuits by Multipexer divider, thus according to the signal type of signals collecting terminal collection, simulating signal is assigned to different signal processing circuit process, and then output to micro-control unit by the simulating signal gating that the signal processing circuit of correspondence exports by Multipexer selector switch, thus, do not need to arrange the collection that multiple signals collecting terminal can support multiple dissimilar simulating signal.
Preferably, the second Multipexer divider 14 can also be set in analogue signal acquisition circuit.The input end of the second Multipexer divider 14 is connected with the input end of the first Multipexer divider 11, its address end is connected with the corresponding address end of the first Multipexer divider 11, also be, address end A0 is connected with the address end A0 of the first Multipexer divider 11, address end A1 is connected with the address end A1 of the first Multipexer divider 11, thus, the second Multipexer divider 14 is identical with the strobe case of the first Multipexer divider 11.Meanwhile, the output terminal D3 (the 3rd output terminal) of the second Multipexer divider 14 is connected with A/D converter, exports the second simulating signal.Because address end is interconnected, therefore the second Multipexer divider 14 and the first Multipexer divider have identical strobe case.And be interconnected due to input end, therefore, when analogue signal acquisition circuit is configured to collecting temperature signal, the signal of the 3rd output terminal D3 of the second Multipexer divider 14 is identical with the signal at the output terminal D3 place of the first Multipexer divider 11, therefore, the signal sending into rear class two A/D converters is also substantially identical.Thus, can two-way simultaneously collecting temperature signal parallelly carry out analog/digital conversion, to provide more accurate temperature signal collection.
In the present embodiment, the first Multipexer divider and the second Multipexer divider and Multipexer selector switch can be realized by the analog multichannel switch of two-way admittance.Meanwhile, existing analog multichannel switch integrated circuit (IC) chip usually integrated two four select an analog switch, therefore, an integrated circuit (IC) chip can be utilized to realize the first Multipexer divider and the second Multipexer divider.
Fig. 2 is the circuit diagram of the analogue signal acquisition circuit of the utility model second embodiment.As shown in Figure 2, analogue signal acquisition circuit comprises two the first Multipexer divider 21a and 21b, two groups of signal processing circuit 22a, 22b and two Multipexer selector switch 23a and 23b.
The analogue signal acquisition circuit 2 of the present embodiment is equivalent to placed side by side for the analogue signal acquisition circuit 1 of two group of first embodiment and linked together by the address end of the mutual correspondence of Multipexer selector switch 23 wherein.Therefore, in the present embodiment, the first Multipexer divider is identical with the connected mode of corresponding signal processing circuit and Multipexer selector switch, and meanwhile, the configuration mode of the first Multipexer divider is also identical, does not repeat them here.
In the present embodiment, the multiple signal processing circuit type in each group of two groups of signal processing circuit 22a and 22b and quantity can be the same or different, and two groups of signal processing circuit 22a are as indicated with 2 identical with quantity with the type of 22b.But, its type and quantity also can be different, such as, the multiple signal processing circuit 22a be connected between the first Multipexer divider 21a and Multipexer selector switch 23a can comprise bleeder circuit and current-to-voltage converting circuit, and the multiple signal processing circuit 22b be connected between the first Multipexer divider 21b and Multipexer selector switch 23b can comprise bleeder circuit and resistance detecting circuit, this number of channels being particularly useful for Multipexer selector switch is limited, and the situation that the simulating signal kind that may gather is more.
The analogue signal acquisition circuit of the present embodiment also comprises controller 25.Controller 25 is connected with the address end of Multipexer selector switch 23a and 23b.Because the corresponding end in the address end of Multipexer selector switch 23a and 23b is interconnected, also namely Multipexer selector switch 23a and 23b address end A0 is interconnected, and address end A1 is also interconnected, therefore, controller 25 needs two signal output parts are connected with address end, to export gating signal.Controller 25 can be counter, its periodic variation gating signal, to make Multipexer selector switch 23a and 23b respectively according to the gating signal of the address end controllably each gating passage of gating successively.Because after first Multipexer divider 21a, 21b is provided, only have a passage to be strobed and the simulating signal applying to need to be input to A/D converter on the corresponding input end of Multipexer selector switch 23a and 23b, therefore, namely this simulating signal can be detected by each passage of traversal gating, thus realize multichannel analog signals collection.
Such as, the first Multipexer divider 21a is connected to voltage detection terminal, and configures input end S and the first output terminal D1 gating, and meanwhile, the second Multipexer divider 21b is connected to current sense terminal, and is configured to input end S and the second output terminal D2 gating.Putting before this, the first input end S1 of Multipexer selector switch 23a is applied in the simulating signal characterizing voltage signal, and the second input end S2 of Multipexer selector switch 23b is applied in the simulating signal characterizing current signal.If two-way collection of simulant signal is arranged respectively, then need at least four gating signals to configure the gating passage of Multipexer selector switch 23a and 23b.And the present embodiment passes through controller 25 with each passage of polling mode successively gating, thus, which input end is the simulating signal no matter gathered be applied to, and all can be detected by late-class circuit and process.In the above example, at time t1, the first via of gating Multipexer selector switch 23a and 23b while of gating signal, also be, first input end S1 and output terminal D conducting, now, the simulating signal being applied to the first input end S1 of Multipexer selector switch 23a is detected and processes, and the first input end S1 of Multipexer selector switch 23b does not detect signal.At time t2, second tunnel of gating MUX 23a and 23b while of gating signal, also be, second input end S2 and output terminal D conducting, now, the simulating signal being applied to the second input end S2 of Multipexer selector switch 23b is detected and processes, and the second input end S1 of Multipexer selector switch 23a does not detect signal.
Thus, can realize only taking the collection that less IO interface can realize the identical or different simulating signal of multichannel type.This, when using micro-control unit to be configured as controller 25 pairs of analogue signal acquisition circuits, can save a large amount of IO interface of micro-control unit.Thus, improve the applicability of circuit and reduce the board area that analogue signal acquisition circuit takies.
Further, in the present embodiment, can by arranging the collection of simulant signal realizing controlling to stop this road to the Enable Pin of first, second Multipexer divider involved by a road corresponding to analogue signal acquisition circuit and/or Multipexer selector switch.
Similarly, second Multipexer divider 24a, 24b also can be set in analogue signal acquisition circuit in the present embodiment, so that realize can two-way simultaneously collecting temperature signal parallelly carry out analog/digital conversion, to provide more accurate temperature signal collection.
And, in the present embodiment, also the analog multichannel switch of two-way admittance can be adopted to realize Multipexer divider and Multipexer selector switch, and preferably, the model that MAXIM can be adopted to produce is that DG409EUE analog multichannel switch is to realize described analogue signal acquisition circuit.
Should be understood that the present embodiment is only described for two-way collection of simulant signal, the principle based on the present embodiment can also build the circuit being applicable to the above collection of simulant signal of two-way.
Although in the above-described embodiments, first Multipexer divider is identical with the quantity of Multipexer selector switch, and number of channels is also identical, but, one of ordinary skill in the art will readily recognize that both can be set to have varying number number of channels and and then in analogue signal acquisition circuit quantity different.Such as, as shown in Figure 3, the first Multipexer divider 31a and 31b has two paths respectively, and analog signal selector 33 has four paths.First Multipexer divider 31a with 31b is connected with corresponding two groups of signal processing circuits respectively, and and then is connected to analog signal selector 33.First Multipexer divider 31 and two groups of signal processing circuits corresponding to simulating signal can complete the collection of two-way simulating signal, and Multipexer selector switch 33 can according to the passage arranging gating all the time and specify, to export a road simulating signal.In another preferred embodiment, Multipexer selector switch 33 also can switch according to setting between the two channels, or travels through all passages, thus exports two-way simulating signal in the mode of time-division.Thus, the collection of multichannel analog signals can be completed with less resource.
The foregoing is only preferred embodiment of the present utility model, be not limited to the utility model, to those skilled in the art, the utility model can have various change and change.All do within spirit of the present utility model and principle any amendment, equivalent replacement, improvement etc., all should be included within protection domain of the present utility model.
Claims (9)
1. an analogue signal acquisition circuit, comprising:
At least one first Multipexer divider, input end is connected with collection of simulant signal terminal;
Multiple signal processing circuit, is connected with multiple output terminals of described first analog multichannel switch respectively, for carrying out pre-service to dissimilar simulating signal;
At least one Multipexer selector switch, has the multiple input ends be connected with the output terminal of described multiple signal processing circuit respectively, and exports the first simulating signal collected;
Wherein, described first Multipexer divider and described Multipexer selector switch have at least one the address end for configuring conductive channel.
2. analogue signal acquisition circuit according to claim 1, is characterized in that, described multiple signal processing circuit comprises bleeder circuit, and described bleeder circuit comprises:
First resistance and the second resistance, between the first output and ground being connected in series in the first Multipexer divider;
Wherein, the output terminal of described bleeder circuit is the link of the first resistance and the second resistance.
3. analogue signal acquisition circuit according to claim 1, is characterized in that, described multiple signal processing circuit comprises:
Current-to-voltage converting circuit, is converted to voltage signal for the current signal exported by the second output terminal of described first Multipexer divider.
4. the analogue signal acquisition circuit according to any one of claim 1-3, is characterized in that, described first Multipexer divider adopts the analog multichannel switch of two-way admittance.
5. analogue signal acquisition circuit according to claim 4, is characterized in that, described multiple signal processing circuit comprises resistance detecting circuit, and described resistance detecting circuit comprises:
3rd resistance, between the 3rd output terminal being connected to pull-up voltage end and described first Multipexer divider;
Wherein, the output terminal of described resistance detecting circuit is connected with the 3rd output terminal of described first Multipexer divider.
6. analogue signal acquisition circuit according to claim 5, is characterized in that, described analogue signal acquisition circuit also comprises:
At least one second Multipexer divider, input end is connected with the input end of described first Multipexer divider, and address end is connected with the corresponding address end of described first Multipexer divider, and the 3rd output terminal is for exporting the second simulating signal.
7. analogue signal acquisition circuit according to claim 6, is characterized in that, described first Multipexer divider and described second Multipexer divider are integrated in same integrated circuit (IC) chip.
8. the analogue signal acquisition circuit according to any one of claim 1-3, is characterized in that, described analogue signal acquisition circuit comprises multiple Multipexer selector switch, and the address end that described multiple Multipexer selector switch is corresponding is interconnected;
Described analogue signal acquisition circuit also comprises:
Controller, is connected with the address end of described multiple Multipexer selector switch, for exporting the gating signal of Multipexer selector switch;
Wherein, each Multipexer selector switch is used for according to the described gating signal controllably each passage of gating successively.
9. analogue signal acquisition circuit according to claim 8, is characterized in that, described controller is also connected with the address end of described first Multipexer divider, for exporting the gating signal of the first Multipexer divider.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520804075.5U CN205049891U (en) | 2015-10-15 | 2015-10-15 | Analog signal acquisition circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520804075.5U CN205049891U (en) | 2015-10-15 | 2015-10-15 | Analog signal acquisition circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205049891U true CN205049891U (en) | 2016-02-24 |
Family
ID=55343457
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520804075.5U Withdrawn - After Issue CN205049891U (en) | 2015-10-15 | 2015-10-15 | Analog signal acquisition circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205049891U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105301995A (en) * | 2015-10-15 | 2016-02-03 | 珠海格力电器股份有限公司 | Analog signal acquisition circuit |
-
2015
- 2015-10-15 CN CN201520804075.5U patent/CN205049891U/en not_active Withdrawn - After Issue
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105301995A (en) * | 2015-10-15 | 2016-02-03 | 珠海格力电器股份有限公司 | Analog signal acquisition circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105301995A (en) | Analog signal acquisition circuit | |
| CN103983856B (en) | A kind of Low Voltage Differential Signal Interface Matching resistance automatic checkout equipment and method | |
| CN109059969A (en) | A kind of resistive sensor array reading circuit and measurement method | |
| CN103258455A (en) | Automobile sensor signal simulated practical training device | |
| CN205049891U (en) | Analog signal acquisition circuit | |
| CN105606133A (en) | Resistive sensor array test circuit based on two-wire system voltage feedback | |
| CN103226346A (en) | Configurable multi-channel analog and digital signal acquisition system | |
| CN102645578A (en) | Automatic simulation calibrating method and device for sensor | |
| CN105527893A (en) | Anti-interference multi-channel analog sampling circuit and method | |
| CN202582775U (en) | Temperature measuring circuit | |
| CN104501854A (en) | Intelligent test system based on TEDS sensor and matrix switch technology and test method thereof | |
| CN204883358U (en) | Detection apparatus for SIMATICS7 -300 inputs output module | |
| CN106681210A (en) | Integrated intelligent sensor system and data collection method | |
| CN204330003U (en) | The intelligent test system of new architecture | |
| CN106468758A (en) | A kind of microprobe Real-time and Dynamic test circuit for anti-fuse FPGA | |
| CN103809028A (en) | Measuring circuit for determining resistance value of sensor resistor element | |
| CN203950020U (en) | The circuit of test chip pin connectedness | |
| CN104849086A (en) | DSP-based multi-channel detection instrument | |
| CN207215278U (en) | A kind of rotation formula vibration acquisition system and its rotation formula censor key | |
| CN107807280A (en) | A kind of FPGA solder joints resistance detecting circuit | |
| CN105824000A (en) | Method for calibrating output board card | |
| CN202217012U (en) | Microcurrent detection module | |
| CN108120852A (en) | A kind of Multi probe time sharing multiplex device, flow rate measuring device and method | |
| CN104535217B (en) | A kind of multichannel temperature measurement circuit | |
| CN106597248A (en) | Spliced plate detection device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20160224 Effective date of abandoning: 20180413 |