CN204905852U - IO card order start control circuit - Google Patents
IO card order start control circuit Download PDFInfo
- Publication number
- CN204905852U CN204905852U CN201520556852.9U CN201520556852U CN204905852U CN 204905852 U CN204905852 U CN 204905852U CN 201520556852 U CN201520556852 U CN 201520556852U CN 204905852 U CN204905852 U CN 204905852U
- Authority
- CN
- China
- Prior art keywords
- subcard
- card
- voltage monitoring
- multichannel
- supply voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Power Sources (AREA)
Abstract
The utility model provides a IO card order start control circuit, relates to circuit control technical field, and that solves avoids the technical problem of heavy current in the twinkling of an eye. This circuit includes a plurality of IO card, and is the power bus of each IO card power supply, its characterized in that: still include multichannel mains voltage monitoring module, all be equipped with on every IO card and be used for controlling the son card starting switch that this child card starts, power bus is received respectively through divider resistance to each voltage monitoring end foot of multichannel mains voltage monitoring module, and the son card starting switch's on each IO card control end is received respectively to each output foot that restores to the throne of multichannel mains voltage monitoring module, and a time delayed signal end foot of multichannel mains voltage monitoring module is unsettled, and other time delayed signal end foot respectively connects a timing capacitance to ground. The utility model provides a circuit can be avoided producing heavy current in the twinkling of an eye, ensures each IO card smooth starting.
Description
Technical field
The utility model relates to control circui technology, particularly relates to a kind of technology of IO subcard sequential starting control circuit.
Background technology
From electronic devices and components to Circuits System, power supply is all needed to be that its normal operation is powered.In the ordinary course of things, each IO(input and output when power supply electrifying) subcard powers on simultaneously, can produce larger current instantaneously, so very likely cause power supply and power supply circuits to damage, perhaps also can impact other boards on backboard.On board supply is powered to each IO subcard simultaneously and is produced big current sometimes or can not drive load, causes IO subcard cisco unity malfunction.
Summary of the invention
For the defect existed in above-mentioned prior art, technical problem to be solved in the utility model is to provide one and can avoids producing instantaneous large-current, guarantees the IO subcard sequential starting control circuit of each IO subcard smooth starting.
In order to solve the problems of the technologies described above, a kind of IO subcard sequential starting control circuit provided by the utility model, comprises multiple IO subcard, and the power bus of powering for each IO subcard, it is characterized in that: also comprise multichannel supply voltage supervision module;
Each IO subcard is all equipped with the subcard starting switch started for controlling this subcard, described subcard starting switch is electronic switch;
Each voltage monitoring end pin of described multichannel supply voltage supervision module receives power bus respectively through divider resistance, each reset output terminal pin of multichannel supply voltage supervision module receives the control end of the subcard starting switch on each IO subcard respectively, a time delayed signal end pin of multichannel supply voltage supervision module is unsettled, and other time delayed signal end pin respectively connects a timing capacitor to ground.
The IO subcard sequential starting control circuit that the utility model provides, utilizes multichannel supply voltage supervision module to coordinate each IO subcard of simulation control circui sequentially to start at interval, can avoid producing instantaneous large-current, guarantee the smooth starting of each IO subcard.
Accompanying drawing explanation
Fig. 1 is the circuit diagram of the IO subcard sequential starting control circuit of the utility model embodiment.
Embodiment
Illustrate below in conjunction with accompanying drawing and embodiment of the present utility model is described in further detail; but the present embodiment is not limited to the utility model; every employing analog structure of the present utility model and similar change thereof; protection range of the present utility model all should be listed in, the pause mark in the utility model all represent and relation.
As shown in Figure 1, a kind of IO subcard sequential starting control circuit that the utility model embodiment provides, comprise multiple IO subcard (not shown), and the power bus Vcc powered for each IO subcard, it is characterized in that: also comprise multichannel supply voltage supervision module U1;
Each IO subcard is all equipped with the subcard starting switch started for controlling this subcard, described subcard starting switch is electronic switch;
Each voltage monitoring end pin (SENSE1 ~ SENSE4) of described multichannel supply voltage supervision module U1 receives power bus Vcc through divider resistance R1, R2, each reset output terminal pin (RESET1 ~ RESET4) of multichannel supply voltage supervision module U1 receives the control end (IO1 ~ IO4) of the subcard starting switch on each IO subcard respectively, a time delayed signal end pin CT1 of multichannel supply voltage supervision module U1 is unsettled, and other time delayed signal end pin (CT2 ~ CT4) respectively connects a timing capacitor (C1 ~ C3) to ground.
In the utility model embodiment, described multichannel supply voltage supervision module U1 is a four-way supply voltage supervision chip, the quantity of IO subcard has four, in other embodiment of the utility model, if the quantity of IO subcard is more than four, multiple four-way supply voltage supervision chip can be adopted to realize IO subcard sequential starting control.
The operation principle of the utility model embodiment is as follows:
Under initial condition, each reset output terminal pin (RESET1 ~ RESET4) of multichannel supply voltage supervision module U1 exports disable signal, and the subcard starting switch on each IO subcard is disconnected;
Multichannel supply voltage supervision module U1 monitors the voltage of power bus Vcc by each voltage monitoring end pin (SENSE1 ~ SENSE4), when the magnitude of voltage that each voltage monitoring end pin (SENSE1 ~ SENSE4) monitors exceedes setting threshold, the constant time lag circuit of multichannel supply voltage supervision module U1 inside is enabled, because time delayed signal end pin CT1 is unsettled, reset output terminal pin RESET1 is released at first, reset output terminal pin RESET2, RESET3, RESET4 be sequentially interval release thereupon also, and release time is determined by C1, C2, C3 respectively;
Along with the sequentially interval of reset output terminal pin RESET1, RESET2, RESET3, RESET4 discharges, the subcard starting switch on each IO subcard also sequentially interval close, realize the sequential starting control to each IO subcard.
Claims (1)
1. an IO subcard sequential starting control circuit, comprises multiple IO subcard, and the power bus of powering for each IO subcard, it is characterized in that: also comprise multichannel supply voltage supervision module;
Each IO subcard is all equipped with the subcard starting switch started for controlling this subcard, described subcard starting switch is electronic switch;
Each voltage monitoring end pin of described multichannel supply voltage supervision module receives power bus respectively through divider resistance, each reset output terminal pin of multichannel supply voltage supervision module receives the control end of the subcard starting switch on each IO subcard respectively, a time delayed signal end pin of multichannel supply voltage supervision module is unsettled, and other time delayed signal end pin respectively connects a timing capacitor to ground.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201520556852.9U CN204905852U (en) | 2015-07-29 | 2015-07-29 | IO card order start control circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201520556852.9U CN204905852U (en) | 2015-07-29 | 2015-07-29 | IO card order start control circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
CN204905852U true CN204905852U (en) | 2015-12-23 |
Family
ID=54928003
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201520556852.9U Active CN204905852U (en) | 2015-07-29 | 2015-07-29 | IO card order start control circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN204905852U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105024370A (en) * | 2015-07-29 | 2015-11-04 | 国核自仪系统工程有限公司 | IO daughter card sequential starting control circuit |
CN107782948A (en) * | 2016-08-25 | 2018-03-09 | 上海卡姆南洋医疗器械股份有限公司 | A kind of power voltage detection device |
-
2015
- 2015-07-29 CN CN201520556852.9U patent/CN204905852U/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105024370A (en) * | 2015-07-29 | 2015-11-04 | 国核自仪系统工程有限公司 | IO daughter card sequential starting control circuit |
CN107782948A (en) * | 2016-08-25 | 2018-03-09 | 上海卡姆南洋医疗器械股份有限公司 | A kind of power voltage detection device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI580184B (en) | A switch device connecting an input power supply and a load | |
CN101593016B (en) | Power supply control circuit | |
CN105607719B (en) | Sequential control circuit | |
JP2012231662A (en) | Power supply circuit | |
CN204905852U (en) | IO card order start control circuit | |
US20120069480A1 (en) | Method, device and switch for providing short-circuit protection for resistive ac load | |
CN104020705A (en) | Power monitoring circuit with resetting function | |
CN203520222U (en) | LDO (low dropout regulator) | |
CN205453082U (en) | Anti latch circuit based on current detection | |
CN103840530A (en) | Multi-channel independent current limiting output single-chip intelligent power supply with load state detection function | |
CN102263494B (en) | Control chip enabling circuit | |
CN107272484B (en) | Multi-power supply management device for electronic product | |
CN206658152U (en) | Power supply enables control circuit and has logical device, without logical device supply unit | |
CN208316365U (en) | A kind of power down time extends circuit and power control circuit | |
CN105024370A (en) | IO daughter card sequential starting control circuit | |
CN203587915U (en) | Power supply control circuit for TCON board of liquid crystal screen | |
CN104578377A (en) | Cabinet power supply system, power supply switching control method and cabinet | |
CN110581530A (en) | Power bus protection circuit based on intelligent fuse | |
CN104007800B (en) | A kind of reset circuit, electronic equipment and repositioning method | |
CN202917399U (en) | Apparatus for avoiding relay misoperation in power-on process | |
CN203178909U (en) | Power-on and power-off reset circuit for multiple feed | |
CN203025643U (en) | Power supply monitoring and sequencing circuit of extensible multi-power system | |
CN216819814U (en) | Reset circuit for controlling SSD reset by PG signal of DCDC | |
CN203859545U (en) | Single chip intelligent power supply with load state detection and multiple independent current limit output | |
CN203552005U (en) | Hanging meter abnormality switching device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |