CN204517686U - Voltage stabilizing full-wave rectifying circuit - Google Patents

Voltage stabilizing full-wave rectifying circuit Download PDF

Info

Publication number
CN204517686U
CN204517686U CN201520237528.0U CN201520237528U CN204517686U CN 204517686 U CN204517686 U CN 204517686U CN 201520237528 U CN201520237528 U CN 201520237528U CN 204517686 U CN204517686 U CN 204517686U
Authority
CN
China
Prior art keywords
voltage
port
input
resistance
voltage stabilizing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201520237528.0U
Other languages
Chinese (zh)
Inventor
李姗姗
范学慧
张玉凤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu Institute of Architectural Technology
Jiangsu Jianzhu Institute
Original Assignee
Jiangsu Institute of Architectural Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Institute of Architectural Technology filed Critical Jiangsu Institute of Architectural Technology
Priority to CN201520237528.0U priority Critical patent/CN204517686U/en
Application granted granted Critical
Publication of CN204517686U publication Critical patent/CN204517686U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Amplifiers (AREA)

Abstract

A kind of voltage stabilizing full-wave rectifying circuit, the resistance R0, voltage stabilizing didoe D, triode Q, homophase input amplifier and the anti-phase input amplifier that comprise input voltage port, be connected in series between input voltage port; Wherein, input voltage port comprises input voltage port 1 and input voltage port 2; Described triode Q is NPN type, and triode Q base stage is connected with the negative pole of voltage stabilizing didoe D, and triode Q collector electrode connects input voltage port 1, triode Q emitter and connects Wiring port 3; Described voltage stabilizing didoe D shunt capacitance C, voltage stabilizing didoe D positive pole connects input voltage port 2 and Wiring port 4 simultaneously; The left end of described Wiring port 3 electric connection resistance R1, resistance R3, the left side of Wiring port 4 electric connection resistance R6; The utility model can filtering, eliminate coupling by power supply, voltage is become more steady; Integral transformation precision is high, adopts full linear circuit, and minimum commutation voltage can be low to 0.01V.

Description

Voltage stabilizing full-wave rectifying circuit
Technical field
The utility model relates to a kind of voltage stabilizing full-wave rectifying circuit, specifically a kind of voltage stabilizing full-wave rectifying circuit.
Background technology
Can be used for driving corresponding load just electric main all needs to become suitable direct current through the multistep treatment such as over commutation, filtering in use, in order to obtain more stable VD, before direct current exports, carry out voltage stabilizing to it is necessary; Market there is the voltage stabilizing IC of the integrated circuit of specialty; can protect output short-circuit; but price is higher and will change different voltage stabilizing IC as will be exported different magnitudes of voltage; and adopt triode to build voltage stabilizing circuit advantage of lower cost; during as there is output short-circuit; triode and outlet line can be burnt, there is security risk.
Utility model content
The purpose of this utility model be to provide a kind of can filtering, eliminate coupling by power supply, voltage is steady, and the voltage stabilizing full-wave rectifying circuit that integral transformation precision is high, to solve the problem proposed in above-mentioned background technology.
For achieving the above object, the utility model provides following technical scheme:
A kind of voltage stabilizing full-wave rectifying circuit, the resistance R0, voltage stabilizing didoe D, triode Q, homophase input amplifier and the anti-phase input amplifier that comprise input voltage port, be connected in series between input voltage port; Wherein, input voltage port comprises input voltage port 1 and input voltage port 2; Described triode Q is NPN type, and triode Q base stage is connected with the negative pole of voltage stabilizing didoe D, and triode Q collector electrode connects input voltage port 1, triode Q emitter and connects Wiring port 3; Described voltage stabilizing didoe D shunt capacitance C, voltage stabilizing didoe D positive pole connects input voltage port 2 and Wiring port 4 simultaneously; The left end of described Wiring port 3 electric connection resistance R1, resistance R3, the left side of Wiring port 4 electric connection resistance R6; The structure of described homophase input amplifier is that the right-hand member of resistance R1 is connected with the in-phase input end of operational amplifier A 1, the inverting input of operational amplifier A 1 is connected with the output of operational amplifier A 1, and the output of operational amplifier A 1 connects the positive port of VOUT by resistance R2; The concrete structure of described anti-phase input amplifier is that the right-hand member of resistance R3 is connected with the inverting input of operational amplifier A 2, the inverting input of operational amplifier A 2 is connected with the output of operational amplifier A 2 through resistance R4, and the output of operational amplifier A 2 connects the positive port of VOUT by resistance R5, and the right-hand member of the in-phase input end contact resistance R6 of operational amplifier A 2, and the in-phase input end of operational amplifier A 2 connects VOUT negative terminal mouth, the in-phase input end ground connection simultaneously of operational amplifier A 2.
Further: described electric capacity C is tantalum electric capacity.
Further: the voltage between described Wiring port 3 and Wiring port 4 is Ui.
Further: the output voltage between the positive port of described VOUT, VOUT negative terminal mouth is Uo.
Further: described homophase input amplifier output voltage is U1.
Further: described reverse input amplifier output voltage is U2.
Compared with prior art, the beneficial effects of the utility model are:
1, in the utility model, electric capacity C plays filtering, eliminate the effect by the coupling of power supply, voltage is become more steady, electric current provides bias current through resistance R0 to voltage stabilizing didoe D, make voltage stabilizing didoe D reverse-conducting and terminal voltage is constant in voltage stabilizing value, the base stage of triode Q also accesses this voltage stabilizing point simultaneously, so the base voltage of Q " is stablized ", because the base-penetrate conducting voltage of triode Q is also a steady state value, and emitter voltage controls by base stage, therefore emitter voltage is stablized: voltage stabilizing didoe D voltage stabilizing value deducts triode Q base and penetrates in the stationary value of conducting voltage,
2, the utility model obtains output voltage Uo, if resistance R2 resistance equals resistance R5, then Uo=U1+U2 according to voltage superposition principle output voltage U1, output voltage U2 respectively by resistance R2, resistance R5 superposition; When input signal is at T0 ~ T1, Ui >=0, the output voltage U1=Ui of operational amplifier A 1, and the output voltage U2=0 of operational amplifier A 2, Uo=U1; When input signal is at T1 ~ T2, Ui≤0, the output voltage U1=0 of operational amplifier A 1, resistance R3 resistance equals R4, then the output voltage U2=-Ui of operational amplifier A 2, Uo=U2;
3, the utility model integral transformation precision is high, adopts full linear circuit, and minimum commutation voltage can be low to 0.01V.
Accompanying drawing explanation
Fig. 1 is the structural representation of voltage stabilizing full-wave rectifying circuit.
Fig. 2 is voltage input-output schematic diagram in voltage stabilizing full-wave rectifying circuit.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, be clearly and completely described the technical scheme in the utility model embodiment, obviously, described embodiment is only the utility model part embodiment, instead of whole embodiments.Based on the embodiment in the utility model, those of ordinary skill in the art are not making the every other embodiment obtained under creative work prerequisite, all belong to the scope of the utility model protection.
Refer to Fig. 1 ~ 2, in the utility model embodiment, a kind of voltage stabilizing full-wave rectifying circuit, the resistance R0, voltage stabilizing didoe D, triode Q, homophase input amplifier and the anti-phase input amplifier that comprise input voltage port, be connected in series between input voltage port; Wherein, input voltage port comprises input voltage port 1 and input voltage port 2; Described triode Q is NPN type, and triode Q base stage is connected with the negative pole of voltage stabilizing didoe D, and triode Q collector electrode connects input voltage port 1, triode Q emitter and connects Wiring port 3; Described voltage stabilizing didoe D shunt capacitance C, electric capacity C is tantalum electric capacity, and voltage stabilizing didoe D positive pole connects input voltage port 2 and Wiring port 4 simultaneously; Voltage between described Wiring port 3 and Wiring port 4 is Ui; The left end of described Wiring port 3 electric connection resistance R1, resistance R3, the left side of Wiring port 4 electric connection resistance R6; In work, electric capacity C plays filtering, eliminates the effect of the coupling by power supply, voltage is become more steady, electric current provides bias current through resistance R0 to voltage stabilizing didoe D, make voltage stabilizing didoe D reverse-conducting and terminal voltage is constant in voltage stabilizing value, the base stage of triode Q also accesses this voltage stabilizing point simultaneously, so the base voltage of Q " is stablized ", because the base-penetrate conducting voltage of triode Q is also a steady state value, and emitter voltage controls by base stage, therefore emitter voltage is stablized: voltage stabilizing didoe D voltage stabilizing value deducts triode Q base and penetrates in the stationary value of conducting voltage; The structure of described homophase input amplifier is that the right-hand member of resistance R1 is connected with the in-phase input end of operational amplifier A 1, the inverting input of operational amplifier A 1 is connected with the output of operational amplifier A 1, and the output of operational amplifier A 1 connects the positive port of VOUT by resistance R2; The concrete structure of described anti-phase input amplifier is that the right-hand member of resistance R3 is connected with the inverting input of operational amplifier A 2, the inverting input of operational amplifier A 2 is connected with the output of operational amplifier A 2 through resistance R4, and the output of operational amplifier A 2 connects the positive port of VOUT by resistance R5, and the right-hand member of the in-phase input end contact resistance R6 of operational amplifier A 2, and the in-phase input end of operational amplifier A 2 connects VOUT negative terminal mouth, the in-phase input end ground connection simultaneously of operational amplifier A 2; Output voltage between the positive port of described VOUT, VOUT negative terminal mouth is Uo; Described homophase input amplifier (or voltage follower), its output voltage is U1; Described reverse input amplifier, its output voltage is U2; In work, obtain output voltage Uo, if resistance R2 resistance equals resistance R5, then Uo=U1+U2 according to voltage superposition principle output voltage U1, output voltage U2 respectively by resistance R2, resistance R5 superposition; When input signal is at T0 ~ T1, Ui >=0, the output voltage U1=Ui of operational amplifier A 1, and the output voltage U2=0 of operational amplifier A 2, Uo=U1; When input signal is at T1 ~ T2, Ui≤0, the output voltage U1=0 of operational amplifier A 1, resistance R3 resistance equals R4, then the output voltage U2=-Ui of operational amplifier A 2, Uo=U2; The utility model integral transformation precision is high, adopts full linear circuit, and minimum commutation voltage can be low to 0.01V.
To those skilled in the art, obvious the utility model is not limited to the details of above-mentioned one exemplary embodiment, and when not deviating from spirit of the present utility model or essential characteristic, can realize the utility model in other specific forms.Therefore, no matter from which point, all should embodiment be regarded as exemplary, and be nonrestrictive, scope of the present utility model is limited by claims instead of above-mentioned explanation, and all changes be therefore intended in the implication of the equivalency by dropping on claim and scope are included in the utility model.Any Reference numeral in claim should be considered as the claim involved by limiting.
In addition, be to be understood that, although this specification is described according to execution mode, but not each execution mode only comprises an independently technical scheme, this narrating mode of specification is only for clarity sake, those skilled in the art should by specification integrally, and the technical scheme in each embodiment also through appropriately combined, can form other execution modes that it will be appreciated by those skilled in the art that.

Claims (6)

1. a voltage stabilizing full-wave rectifying circuit, the resistance R0, voltage stabilizing didoe D, triode Q, homophase input amplifier and the anti-phase input amplifier that comprise input voltage port, be connected in series between input voltage port; It is characterized in that, wherein, input voltage port comprises input voltage port 1 and input voltage port 2; Described triode Q is NPN type, and triode Q base stage is connected with the negative pole of voltage stabilizing didoe D, and triode Q collector electrode connects input voltage port 1, triode Q emitter and connects Wiring port 3; Described voltage stabilizing didoe D shunt capacitance C, voltage stabilizing didoe D positive pole connects input voltage port 2 and Wiring port 4 simultaneously; The left end of described Wiring port 3 electric connection resistance R1, resistance R3, the left side of Wiring port 4 electric connection resistance R6; The structure of described homophase input amplifier is that the right-hand member of resistance R1 is connected with the in-phase input end of operational amplifier A 1, the inverting input of operational amplifier A 1 is connected with the output of operational amplifier A 1, and the output of operational amplifier A 1 connects the positive port of VOUT by resistance R2; The concrete structure of described anti-phase input amplifier is that the right-hand member of resistance R3 is connected with the inverting input of operational amplifier A 2, the inverting input of operational amplifier A 2 is connected with the output of operational amplifier A 2 through resistance R4, and the output of operational amplifier A 2 connects the positive port of VOUT by resistance R5, and the right-hand member of the in-phase input end contact resistance R6 of operational amplifier A 2, and the in-phase input end of operational amplifier A 2 connects VOUT negative terminal mouth, the in-phase input end ground connection simultaneously of operational amplifier A 2.
2. voltage stabilizing full-wave rectifying circuit according to claim 1, is characterized in that, described electric capacity C is tantalum electric capacity.
3. voltage stabilizing full-wave rectifying circuit according to claim 1, is characterized in that, the voltage between described Wiring port 3 and Wiring port 4 is Ui.
4. voltage stabilizing full-wave rectifying circuit according to claim 1, is characterized in that, the output voltage between the positive port of described VOUT, VOUT negative terminal mouth is Uo.
5. voltage stabilizing full-wave rectifying circuit according to claim 1, is characterized in that, described homophase input amplifier output voltage is U1.
6. voltage stabilizing full-wave rectifying circuit according to claim 1, is characterized in that, described reverse input amplifier output voltage is U2.
CN201520237528.0U 2015-04-17 2015-04-17 Voltage stabilizing full-wave rectifying circuit Expired - Fee Related CN204517686U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201520237528.0U CN204517686U (en) 2015-04-17 2015-04-17 Voltage stabilizing full-wave rectifying circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201520237528.0U CN204517686U (en) 2015-04-17 2015-04-17 Voltage stabilizing full-wave rectifying circuit

Publications (1)

Publication Number Publication Date
CN204517686U true CN204517686U (en) 2015-07-29

Family

ID=53715614

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201520237528.0U Expired - Fee Related CN204517686U (en) 2015-04-17 2015-04-17 Voltage stabilizing full-wave rectifying circuit

Country Status (1)

Country Link
CN (1) CN204517686U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114156966A (en) * 2021-10-29 2022-03-08 科华数据股份有限公司 Multistage power conversion circuit voltage stabilization method and device and power conversion system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114156966A (en) * 2021-10-29 2022-03-08 科华数据股份有限公司 Multistage power conversion circuit voltage stabilization method and device and power conversion system

Similar Documents

Publication Publication Date Title
CN205037982U (en) Utilize constant current source temperature detection circuit of operational amplifier characteristic
CN204009646U (en) A kind of regulated power supply continuous current controller
CN204517690U (en) Regulator rectifier circuit
CN204517686U (en) Voltage stabilizing full-wave rectifying circuit
CN100414810C (en) Voltage identification short circuit protection constant current voltage stabilizing circuit
CN204556811U (en) The shunt signal simulator that a kind of USB of support powers
CN202797873U (en) Light-emitting diode (LED) short-circuit protection circuit
CN205427684U (en) Intelligence constant voltage power supply control circuit
CN204559542U (en) A kind of current-to-voltage converting circuit with inputting biased and active power filtering
CN203313057U (en) Power supply circuit
CN204215202U (en) A kind of low cost, high precision 4 ~ 20mA current signal output circuit
CN203896181U (en) Voltage stabilizing circuit
CN205644341U (en) Adjustable current source circuit of modified
CN204681147U (en) A kind of constant-current charging circuit of adjustable current
CN204517681U (en) Rectifier type regulating circuit
CN204424945U (en) A kind of electric power management circuit of temperature measurer
CN204859016U (en) AC -DC converting circuit
CN204391842U (en) Battery pack charge balancing circuit
CN204496330U (en) A kind of automobile sensor feed circuit
CN204669227U (en) A kind of LED display voltage stabilizing rectification circuit
CN203502905U (en) Voltage-stabilized power supply circuit with short-circuit protection function
CN204065896U (en) A kind of mu balanced circuit
CN203632326U (en) Constant current constant voltage charging circuit
CN204462923U (en) A kind of range conversion and zero adjustment circuit
CN204497978U (en) A kind of LED display filter circuit of pressure-stabilizing

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150729

Termination date: 20160417