CN204333921U - The multiple level Spark plug optical fiber sensor system of locking function - Google Patents
The multiple level Spark plug optical fiber sensor system of locking function Download PDFInfo
- Publication number
- CN204333921U CN204333921U CN201420832405.7U CN201420832405U CN204333921U CN 204333921 U CN204333921 U CN 204333921U CN 201420832405 U CN201420832405 U CN 201420832405U CN 204333921 U CN204333921 U CN 204333921U
- Authority
- CN
- China
- Prior art keywords
- circuit
- spark
- output
- type flip
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Landscapes
- Electronic Switches (AREA)
Abstract
The utility model discloses a kind of multiple level Spark plug optical fiber sensor system of locking function, when being intended to solve electrostatic precipitator generation spark discharge, high voltage source can not being disconnected in time, cause the flimsy technical problem of power module, power tube.It comprises sample circuit, modulate circuit, comparator, spark energy level judging circuit and the locking circuit for blocking high voltage source output; Spark energy level judging circuit comprises CPLD control chip, is integrated with the twitter circuit that disappears, delay circuit and Spark plug optical fiber sensor control circuit in CPLD control chip.The utility model reliably can drive enable signal by locking power tube, disconnects the power supply of excessive current loads instantaneously, thus ensures the safe and stable operation of high voltage source; The integrated twitter circuit that disappears of CPLD control chip, delay circuit and Spark plug optical fiber sensor control circuit, integrated level is high, adds the flexibility of control system, is convenient to debugging and device upgrade.
Description
Technical field
The utility model relates to a kind of multiple level Spark plug optical fiber sensor system of locking function, and the spark energy level detection system particularly in electrostatic precipitator during sparkover, belongs to electronic technology field.
Background technology
Along with the develop rapidly of power electronic technology, the high power device such as MOSFET, IGBT as its key technology is widely used in the various fields such as communication, electronics because of its outstanding HF switch characteristic.But they are as the powerful multiple device of one, there is the more weak ability of bearing short-time overload.When making pipe self-energy gather because of overvoltage or overcurrent in working, as easy as rolling off a logly causing snowslide and damaging device.Thus current protection technology is affect that power device device is reliable, the key of stable operation always in actual applications.
When electrostatic precipitator normally works, the sparkover produced because of gas breakdown or body interior produce partial short-circuit and other reasons when causing body load current to exceed maximum permissible current (overcurrent), if not in time disconnect high voltage source export, often easily cause high voltage source transship make whole system cisco unity malfunction or power supply impaired.
Utility model content
The purpose of this utility model is to overcome deficiency of the prior art, a kind of multiple level Spark plug optical fiber sensor system of locking function is provided, when solving electrostatic precipitator generation spark discharge in prior art, disconnect high voltage source not in time, cause the flimsy technical problem of power module, power tube.
For solving the problems of the technologies described above, the technical scheme that the utility model adopts is: the multiple level Spark plug optical fiber sensor system of locking function, comprises sample circuit, modulate circuit, comparator, spark energy level judging circuit and the locking circuit for blocking high voltage source output;
The signal of telecommunication that produces when sample circuit gathers sparkover, through modulate circuit conditioning, "-" that export comparator to holds and is connected to the reference voltage that comparator "+" holds and compares;
Described locking circuit comprises inverter D2F and rest-set flip-flop, and the input of inverter D2F is electrically connected with the output of described comparator, and the output of inverter D2F is held with the S of rest-set flip-flop and is electrically connected, rest-set flip-flop
end is electrically connected with the power tube Enable Pin of high voltage source, and drive enable signal for blocking power tube, Q end is electrically connected with DSP, for notifying that the power tube of DSP high voltage source drives enable signal to be blocked;
Described spark energy level judging circuit comprises CPLD control chip, is integrated with the twitter circuit that disappears, delay circuit and Spark plug optical fiber sensor control circuit in described CPLD control chip;
Delay circuit and Spark plug optical fiber sensor control circuit is sent into respectively after the interference signal disappeared in twitter circuit arc control signal; The spark signal broadening eliminated after interference signal is sent into DSP by delay circuit; Spark is divided into middle energy level spark and little energy level spark by Spark plug optical fiber sensor control circuit: for middle energy level spark, and Spark plug optical fiber sensor control circuit will produce power tube always and drive enable locking signal; For little energy level spark, DSP directly stops transmitted power pipe drive singal.
Described Spark plug optical fiber sensor control circuit comprises spark counter U1, spark counter U2 and three inputs or door, and the input of three inputs or door connects the output of spark counter U1, the output of spark counter U2 and the output of delay circuit respectively; The clear terminal of spark counter U1 and the clear terminal of spark counter U2 are electrically connected with the CLR signal output part of DSP respectively;
The input of twitter circuit that disappears is electrically connected with the output of comparator, disappear twitter circuit output through not gate inst15 connect respectively spark counter U1 CLK end and or the input of door inst57, or another input of door inst57 is electrically connected with the output of spark counter U2, or the output of door inst57 connects the CLK end of spark counter U2;
The output connection of three inputs or door inst67 or an input of door inst83, or another input of door inst83 is electrically connected with the power tube enable signal output of DSP; Or the output of door inst83 is electrically connected with described power tube Enable Pin.
The described twitter circuit that disappears comprises the d type flip flop of clock counter inst47, SR latch and eight D-Q end concatenated in order, and eight d type flip flops are divided into two groups, and the CP end often organizing first d type flip flop is electrically connected with the output of clock counter inst47; The D end of first group of first d type flip flop inst51 is electrically connected with the output of comparator D1;
The Q end of the Q end of second group of last d type flip flop inst49, first group of first d type flip flop inst51 is connected respectively with the input of door inst59, also be connected with the input of door inst58 through respective not gate respectively, be connected the signal input part of SR latch respectively with door inst59 with door inst58, the signal output part of SR latch connects the input of Spark plug optical fiber sensor control circuit;
When there is over-current signal, at first rising edge of clock signal FRE, first group first d type flip flop inst51 output low level, second d type flip flop inst44 is in second rising edge output low level of clock signal FRE, the like the 8th d type flip flop inst49 in the 8th the rising edge output low level of clock signal FRE, over-current signal is postponed several microsecond, and what be less than this delay time is considered as interference signal.
Described delay circuit comprises eight delay counters, three d type flip flops and a NOR gate inst23, eight delay counters are divided into two groups, the ENP end of the RCO end and next delay counter adjacent of often organizing delay counter is connected, the ENP end of first group of first delay counter inst10 and second group of first delay counter inst18 holds the Q being connected d type flip flop inst9 after short circuit respectively to hold with ENT and the input of three inputs or door, the RCO end of first group of last delay counter inst11 connects the D end of d type flip flop inst35, the RCO end of second group of last delay counter inst19 connects the D end of d type flip flop inst39,
The CLK end of first group of delay counter connects the CP end of described clock signal FRE and d type flip flop inst35 respectively;
The CLK end of second group of delay counter connects the CP end of d type flip flop inst39 respectively, connects clock signal FRE through not gate inst22 simultaneously;
The Q end of d type flip flop inst35 is connected the input of NOR gate inst23 respectively with the Q end of d type flip flop inst39, after the output of NOR gate inst23 and the CLRN of all delay counters hold and are connected, hold with the CLRN of d type flip flop inst9 and be connected, the CP of d type flip flop inst9 end connects through the disappear output of twitter circuit of not gate inst14.
Described modulate circuit comprises rectification circuit and amplifying circuit, the input of described rectification circuit is electrically connected with the output of sample circuit, the output of rectification circuit is electrically connected with the input of amplifying circuit, and the output of amplifying circuit is held with "-" of comparator and is electrically connected;
The signal of telecommunication that sample circuit produces when gathering sparkover, carries out rectification through rectification circuit, then "-" end exporting comparator after the anti-phase amplification of amplifying circuit to compares with reference voltage.
Described sample circuit is made up of Hall element and power resistor, and Hall element gathers the current signal that high voltage source inversion module exports, and converts ac voltage signal to export modulate circuit to through power resistor.
Compared with prior art, the beneficial effect that the utility model reaches is: locking circuit can drive enable signal by direct reliably locking power tube when electrostatic precipitator inside generation high level spark, disconnect the power supply of excessive current loads instantaneously, thus ensure the safe and stable operation of high voltage source; Only really exist in electrostatic precipitator inside when sustained short-circuit produces high level spark and just carry out tripping grinder, for interference over-current signals such as transient current spikes, there is stronger antijamming capability; Meanwhile, according to spark energy level, the Optimal Control of spark rate can be realized, impel the fast quick-recovery of electric field strength, suppress inverse corona, reduce reentrainment of dust, improve ESP Efficiency and energy-saving effect; The integrated twitter circuit that disappears of CPLD control chip, delay circuit and Spark plug optical fiber sensor control circuit, integrated level is high, adds the flexibility of control system, is convenient to debugging and device upgrade.
Accompanying drawing explanation
Fig. 1 is schematic block circuit diagram of the present utility model.
Fig. 2 is the connecting circuit figure of comparator and locking circuit.
Fig. 3 is the circuit diagram of Spark plug optical fiber sensor control circuit.
Fig. 4 is the circuit diagram of twitter circuit of disappearing.
Fig. 5 is the circuit diagram of delay circuit.
Embodiment
Below in conjunction with accompanying drawing, the utility model is further described.Following examples only for clearly the technical solution of the utility model being described, and can not limit protection range of the present utility model with this.
As shown in Figure 1, it is schematic block circuit diagram of the present utility model, the multiple level Spark plug optical fiber sensor system of locking function, comprises sample circuit, modulate circuit, comparator D1, spark energy level judging circuit and locking circuit, and locking circuit is for disconnecting high voltage source output.
Sample circuit is made up of Hall element and power resistor, and Hall element gathers the current signal that high voltage source inversion module exports, and sampled signal is the weak current signal of 0 ~ 100mA, is converted to ac voltage signal, exports modulate circuit to through power resistor.
Modulate circuit comprises rectification circuit and amplifying circuit, and the input of rectification circuit is electrically connected with the output of sample circuit, and the output of rectification circuit is electrically connected with the input of amplifying circuit, and the output of amplifying circuit is held with "-" of comparator D1 and is electrically connected."+" end of comparator D1 connects reference voltage source by divider resistance R1, and the output of comparator D1 and "+" go back cross-over connection between holding diode V1 and divider resistance R2.
As shown in Figure 2, locking circuit comprises inverter D2F and rest-set flip-flop D3, and the input of inverter D2F is electrically connected with the output of comparator D1, and the output of inverter D2F is held with the S of rest-set flip-flop D3 and is electrically connected, rest-set flip-flop
end is electrically connected with the power tube Enable Pin of high voltage source, and drive enable signal for blocking power tube, Q end is electrically connected with DSP, for notifying that the power tube of DSP high voltage source drives enable signal to be blocked.
The signal of telecommunication that sample circuit produces when gathering sparkover, rectification circuit in modulate circuit carries out rectification, again after the anti-phase amplification of amplifying circuit, "-" end exporting comparator D1 to compares with reference voltage: if sampled signal is greater than comparator D1 "+" terminal voltage after the adjusting of anti-phase multiplication factor, now D1 exports trailing edge, the S end of rest-set flip-flop D3 is sent into, the R termination reset signal of D3 after inverter D2F is reverse.Now, D3 inverse output terminal
all the time export trailing edge, directly drag down power tube and drive enable signal, and Q end sends into DSP through level conversion after level conversion, reporting system power tube drives enable signal to be blocked, and the spark energy grade now detected is very high, is considered as high level spark.
If sampled signal is greater than comparator D1 "+" terminal voltage after the adjusting of anti-phase multiplication factor, but be not enough to the reference voltage value being greater than spark hardware detecting circuit, now comparator D1 exports trailing edge, sends into the CPLD control chip in spark energy level judging circuit.
The twitter circuit that disappears, delay circuit and Spark plug optical fiber sensor control circuit is integrated with in CPLD control chip.Delay circuit and Spark plug optical fiber sensor control circuit is sent into respectively after the interference signal disappeared in twitter circuit arc control signal; The spark signal broadening eliminated after interference signal is sent into DSP by delay circuit; Spark is divided into middle energy level spark and little energy level spark by Spark plug optical fiber sensor control circuit: for middle energy level spark, and Spark plug optical fiber sensor control circuit will produce power tube always and drive enable locking signal; For little energy level spark, DSP directly stops transmitted power pipe drive singal.
As shown in Figure 3, Spark plug optical fiber sensor control circuit comprises spark counter U1, spark counter U2 and three inputs or door inst67.The input of three inputs or door inst67 connects the output of the output QA of spark counter U1, the output QB of spark counter U2 and delay circuit respectively, the output connection of three inputs or door inst67 or an input of door inst83, or another input of door inst83 is electrically connected with the power tube enable signal output of DSP; Or the output of door inst83 is electrically connected with power tube Enable Pin.The CLR signal output part of DSP is connected with the clear terminal CLRN of spark counter U1 and the clear terminal CLRN of spark counter U2 respectively through two not gates.The CLK end of spark counter U1 connects the output of the twitter circuit that disappears through not gate inst15, simultaneously the output of not gate inst15 also with or the input of door inst57 be electrically connected, or another input of door inst57 connects the output QB of spark counter U2, or the output of door inst57 connects the CLK end of spark counter U2.
The spark signal Q1 that the twitter circuit that disappears exports converts high level to through not gate inst15, and spark counter U1, U2 count once and produce power tube and drive enable locking signal.DSP receives after spark signal immediately to U1 counter O reset signal CLR.If DSP does not normally provide reset signal CLR, U2 will produce power tube after counting twice always and drive enable locking signal.Spark energy grade is now considered as middle energy level spark.Little energy level spark is write algorithm by DSP according to the wave form varies of spark signal and is judged, after little energy level spark being detected, DSP directly stops transmitted power pipe drive singal DSPEN1.Energy level spark in judging after the QA state of GLXHDSP, U1 and the QB state three of U2 or logic, its result produces power tube with DSPEN1 or logic again and drives enable locking signal.
As shown in Figure 4, the twitter circuit that disappears comprises the d type flip flop of clock counter inst47, SR latch and eight D-Q end concatenated in order, and eight d type flip flops are divided into two groups, and the CP end often organizing first d type flip flop is electrically connected with the output of clock counter inst47.
The D end of first group of first d type flip flop inst51 is electrically connected with the output of comparator D1, connects two not gate D2D and D2E between the two, for strengthening the driving force of the signal of telecommunication.
The Q end of the Q end of second group of last d type flip flop inst49, first group of first d type flip flop inst51 is connected respectively with the input of door inst59, also be connected with the input of door inst58 through respective not gate respectively, be connected the signal input part of SR latch respectively with door inst59 with door inst58, the signal output part of SR latch connects the input of Spark plug optical fiber sensor control circuit.
When there is over-current signal, at first rising edge of clock signal FRE, first group first d type flip flop inst51 output low level, second d type flip flop inst44 is in second rising edge output low level of clock signal FRE, the like the 8th d type flip flop inst49 in the 8th the rising edge output low level of clock signal FRE, over-current signal is postponed several microsecond (as: 1.28 microsecond), what be less than this delay time is considered as interference signal.Clock signal FRE is obtained by crystal oscillation fractional frequency.
As shown in Figure 5, delay circuit comprises eight hexadecimal delay counters, three d type flip flops and a NOR gate inst23, eight delay counters are divided into two groups, the ENP end of the RCO end and next delay counter adjacent of often organizing delay counter is connected, the ENP end of first group of first delay counter inst10 and second group of first delay counter inst18 holds the Q being connected d type flip flop inst9 after short circuit respectively to hold with ENT and the input of three inputs or door, the RCO end of first group of last delay counter inst11 connects the D end of d type flip flop inst35, the RCO end of second group of last delay counter inst19 connects the D end of d type flip flop inst39.The CLK end of first group of delay counter connects the CP end of clock signal FRE and d type flip flop inst35 respectively.The CLK end of second group of delay counter connects the CP end of d type flip flop inst39 respectively, connects clock signal FRE through not gate inst22 simultaneously.The Q end of d type flip flop inst35 is connected the input of NOR gate inst23 respectively with the Q end of d type flip flop inst39, after the output of NOR gate inst23 and the CLRN of all delay counters hold and are connected, hold with the CLRN of d type flip flop inst9 and be connected, the CP of d type flip flop inst9 end connects through the disappear output of twitter circuit of not gate inst14.
At the rising edge of FRE, the spark signal after inverter inst14 is reverse connects the D end of d type flip flop inst9, and d type flip flop inst9 exports and holds generation transition with its Q, and control delay counter is enable.After first delay counter inst10 counts full 16, produce carry signal, the Enable Pin of access second delay counter inst12, by parity of reasoning, and the 4th delay counter inst11 carry signal produces reset signal, the reset signal NOR-logic produced with the 8th delay counter inst19, makes the output of d type flip flop inst9 become high level.Meanwhile, this high level delivers to DSP, and notice DSP blocks power tube enable signal GLXHDSP.
Above-mentioned spark counter U1, U2,74161 counters all selected by eight delay counters in clock counter inst47 and delay circuit.
Below be only preferred implementation of the present utility model; it should be pointed out that for those skilled in the art, under the prerequisite not departing from the utility model know-why; can also make some improvement and distortion, these improve and distortion also should be considered as protection range of the present utility model.
Claims (6)
1. the multiple level Spark plug optical fiber sensor system of locking function, is characterized in that, comprises sample circuit, modulate circuit, comparator, spark energy level judging circuit and the locking circuit for blocking high voltage source output;
The signal of telecommunication that produces when sample circuit gathers sparkover, through modulate circuit conditioning, "-" that export comparator to holds and is connected to the reference voltage that comparator "+" holds and compares;
Described locking circuit comprises inverter (D2F) and rest-set flip-flop, the input of inverter (D2F) is electrically connected with the output of described comparator, the output of inverter (D2F) is held with the S of rest-set flip-flop and is electrically connected, rest-set flip-flop
end is electrically connected with the power tube Enable Pin of high voltage source, and drive enable signal for blocking power tube, Q end is electrically connected with DSP, for notifying that the power tube of DSP high voltage source drives enable signal to be blocked;
Described spark energy level judging circuit comprises CPLD control chip, is integrated with the twitter circuit that disappears, delay circuit and Spark plug optical fiber sensor control circuit in described CPLD control chip;
Delay circuit and Spark plug optical fiber sensor control circuit is sent into respectively after the interference signal disappeared in twitter circuit arc control signal; The spark signal broadening eliminated after interference signal is sent into DSP by delay circuit; Spark is divided into middle energy level spark and little energy level spark by Spark plug optical fiber sensor control circuit: for middle energy level spark, and Spark plug optical fiber sensor control circuit will produce power tube always and drive enable locking signal; For little energy level spark, DSP directly stops transmitted power pipe drive singal.
2. the multiple level Spark plug optical fiber sensor system of locking function according to claim 1, it is characterized in that, described Spark plug optical fiber sensor control circuit comprises spark counter U1, spark counter U2 and three inputs or door, and the input of three inputs or door connects the output of spark counter U1, the output of spark counter U2 and the output of delay circuit respectively; The clear terminal of spark counter U1 and the clear terminal of spark counter U2 are electrically connected with the CLR signal output part of DSP respectively;
The input of twitter circuit that disappears is electrically connected with the output of comparator, disappear twitter circuit output through not gate (inst15) connect respectively spark counter U1 CLK end and or an input of door (inst57), or another input of door (inst57) is electrically connected with the output of spark counter U2, or the output of door (inst57) connects the CLK end of spark counter U2;
The output connection of three inputs or door (inst67) or an input of door (inst83), or another input of door (inst83) is electrically connected with the power tube enable signal output of DSP; Or the output of door (inst83) is electrically connected with described power tube Enable Pin.
3. the multiple level Spark plug optical fiber sensor system of locking function according to claim 2, it is characterized in that, the described twitter circuit that disappears comprises the d type flip flop of clock counter (inst47), SR latch and eight D-Q end concatenated in order, eight d type flip flops are divided into two groups, and the CP end often organizing first d type flip flop is electrically connected with the output of clock counter (inst47); The D end of first group first d type flip flop (inst51) is electrically connected with the output of comparator D1;
The Q end of the Q end of second group of last d type flip flop (inst49), first group first d type flip flop (inst51) is connected respectively with the input of door (inst59), also be connected with the input of door (inst58) through respective not gate respectively, be connected the signal input part of SR latch respectively with door (inst59) with door (inst58), the signal output part of SR latch connects the input of Spark plug optical fiber sensor control circuit;
When there is over-current signal, at first rising edge of clock signal FRE, first group first d type flip flop (inst51) output low level, second d type flip flop (inst44) is in second rising edge output low level of clock signal FRE, the like the 8th d type flip flop (inst49) in the 8th the rising edge output low level of clock signal FRE, over-current signal is postponed several microsecond, and what be less than this delay time is considered as interference signal.
4. the multiple level Spark plug optical fiber sensor system of locking function according to claim 3, it is characterized in that, described delay circuit comprises eight delay counters, three d type flip flops and a NOR gate (inst23), eight delay counters are divided into two groups, the ENP end of the RCO end and next delay counter adjacent of often organizing delay counter is connected, the ENP end of first group first delay counter (inst10) and second group first delay counter (inst18) holds the Q being connected d type flip flop (inst9) after short circuit respectively to hold with ENT and the input of three inputs or door, the RCO end of first group of last delay counter (inst11) connects the D end of d type flip flop (inst35), the RCO end of second group of last delay counter (inst19) connects the D end of d type flip flop (inst39),
The CLK end of first group of delay counter connects the CP end of described clock signal FRE and d type flip flop (inst35) respectively;
The CLK end of second group of delay counter connects the CP end of d type flip flop (inst39) respectively, connects clock signal FRE through not gate (inst22) simultaneously;
The Q end of d type flip flop (inst35) is connected the input of NOR gate (inst23) respectively with the Q end of d type flip flop (inst39), after the output of NOR gate (inst23) and the CLRN of all delay counters hold and are connected, hold with the CLRN of d type flip flop (inst9) and be connected, the CP of d type flip flop (inst9) end connects through the disappear output of twitter circuit of not gate (inst14).
5. the multiple level Spark plug optical fiber sensor system of locking function according to claim 1, it is characterized in that, described modulate circuit comprises rectification circuit and amplifying circuit, the input of described rectification circuit is electrically connected with the output of sample circuit, the output of rectification circuit is electrically connected with the input of amplifying circuit, and the output of amplifying circuit is held with "-" of comparator and is electrically connected;
The signal of telecommunication that sample circuit produces when gathering sparkover, carries out rectification through rectification circuit, then "-" end exporting comparator after the anti-phase amplification of amplifying circuit to compares with reference voltage.
6. the multiple level Spark plug optical fiber sensor system of locking function according to claim 1, it is characterized in that, described sample circuit is made up of Hall element and power resistor, Hall element gathers the current signal that high voltage source inversion module exports, and converts ac voltage signal to export modulate circuit to through power resistor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420832405.7U CN204333921U (en) | 2014-12-24 | 2014-12-24 | The multiple level Spark plug optical fiber sensor system of locking function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420832405.7U CN204333921U (en) | 2014-12-24 | 2014-12-24 | The multiple level Spark plug optical fiber sensor system of locking function |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204333921U true CN204333921U (en) | 2015-05-13 |
Family
ID=53170236
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420832405.7U Withdrawn - After Issue CN204333921U (en) | 2014-12-24 | 2014-12-24 | The multiple level Spark plug optical fiber sensor system of locking function |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204333921U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104505809A (en) * | 2014-12-24 | 2015-04-08 | 国电南京自动化股份有限公司 | Multi-energy level spark detection system with locking function |
| CN107727978A (en) * | 2017-11-20 | 2018-02-23 | 福建龙净环保股份有限公司 | A kind of electric precipitation electric field spark flashover detection method and system |
| CN110311351A (en) * | 2019-07-17 | 2019-10-08 | 易视智瞳科技（深圳）有限公司 | Current foldback circuit and load circuit |
-
2014
- 2014-12-24 CN CN201420832405.7U patent/CN204333921U/en not_active Withdrawn - After Issue
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104505809A (en) * | 2014-12-24 | 2015-04-08 | 国电南京自动化股份有限公司 | Multi-energy level spark detection system with locking function |
| CN104505809B (en) * | 2014-12-24 | 2017-05-31 | 国电南京自动化股份有限公司 | The multiple level Spark plug optical fiber sensor system of locking function |
| CN107727978A (en) * | 2017-11-20 | 2018-02-23 | 福建龙净环保股份有限公司 | A kind of electric precipitation electric field spark flashover detection method and system |
| CN107727978B (en) * | 2017-11-20 | 2020-06-30 | 福建龙净环保股份有限公司 | Electric dust removal electric field spark flashover detection method and system |
| CN110311351A (en) * | 2019-07-17 | 2019-10-08 | 易视智瞳科技（深圳）有限公司 | Current foldback circuit and load circuit |
| CN110311351B (en) * | 2019-07-17 | 2022-05-03 | 易视智瞳科技（深圳）有限公司 | Overcurrent protection circuit and load circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102684652B (en) | The synchronized-pulse control circuit of anti-MCU or drive IC fault | |
| CN203674696U (en) | Short circuit protection circuit | |
| CN205811508U (en) | A kind of output overcurrent protection circuit | |
| CN203135543U (en) | Cell phone adapter | |
| CN106655145B (en) | A kind of battery power feeds electric voltage reverse-connection protection circuit | |
| CN204333921U (en) | The multiple level Spark plug optical fiber sensor system of locking function | |
| CN104218532A (en) | Voltage protection circuit for frequency converter direct current (DC) bus | |
| CN103441471B (en) | A kind of three tunnels export the current foldback circuit of DC/DC converter | |
| CN207926209U (en) | Lithium battery pack charge-discharge protection circuit | |
| CN104505809A (en) | Multi-energy level spark detection system with locking function | |
| CN204391741U (en) | Surge protection circuit | |
| CN203135826U (en) | Drive circuit of voltage type gate control device | |
| CN203166499U (en) | IGBT overvoltage protection circuit of electromagnetic oven | |
| CN203026920U (en) | Short-circuit protection circuit | |
| CN102255302A (en) | Overvoltage protection circuit and IC (integrated circuit) | |
| CN204089173U (en) | A kind of frequency changer direct current bus voltage protection circuit | |
| CN209250288U (en) | A kind of dual threshold charge-discharge protection circuit | |
| CN204517374U (en) | A kind of output short circuit protection circuit of BUCK converter | |
| CN204333903U (en) | A kind of overvoltage crowbar | |
| CN207638631U (en) | A kind of IGBT protection circuit | |
| CN203707754U (en) | PFC current protection and control circuit, and electrical equipment | |
| CN202330540U (en) | Zero-cross detection circuit | |
| CN202405760U (en) | Over-current protection circuit of frequency converter | |
| CN202103411U (en) | Electronic circuit breaker provided with two output ports and used for power supply | |
| CN204758768U (en) | IGBT overflows failure detector circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20150513 Effective date of abandoning: 20170531 |