CN204316512U - A kind of ultra-lowpower receiving terminating circuit - Google Patents

A kind of ultra-lowpower receiving terminating circuit Download PDF

Info

Publication number
CN204316512U
CN204316512U CN201520020916.3U CN201520020916U CN204316512U CN 204316512 U CN204316512 U CN 204316512U CN 201520020916 U CN201520020916 U CN 201520020916U CN 204316512 U CN204316512 U CN 204316512U
Authority
CN
China
Prior art keywords
circuit
resistance
triode
chip
connects
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201520020916.3U
Other languages
Chinese (zh)
Inventor
蒋璐
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN201520020916.3U priority Critical patent/CN204316512U/en
Application granted granted Critical
Publication of CN204316512U publication Critical patent/CN204316512U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Optical Communication System (AREA)
  • Amplifiers (AREA)

Abstract

The utility model discloses a kind of ultra-lowpower receiving terminating circuit, comprise photodetector, bias control circuit, amplifying circuit, agc circuit, equalizer, decision device, clock extracting circuit and coupler.The utility model optical receiver terminal circuit uses KDR-O2A type low-power optical receiver as light signal receiving element, there is noise low, low in energy consumption, integrated level is high, receive the advantage that luminous power is low, the automatic growth control of agc circuit realizing circuit, adds anti-interference, improve circuit integrity performance, therefore this circuit has stable performance, low in energy consumption, receipts luminous power is low and the advantage of strong interference immunity.

Description

A kind of ultra-lowpower receiving terminating circuit
Technical field
The utility model relates to a kind of optical receiving circuit, the ultra-lowpower receiving terminating circuit that specifically a kind of saves energy, range of receiving are wide.
Background technology
Along with the development of electronics technology, transfer of data is not only confined to traditional wire transmission and electromagnetic transmission, more tends to research optical transmission of information technology, realizes the maximization of information carrying capacity and transmission range optical transmission of information technically reliable.But the frequency bandwidth of carrier modulation determines the transmission capacity of communication system, frequency bandwidth broadens along with increasing of carrier frequency.In the process of development communication technologies, carrier frequency constantly improves, and transmission capacity also constantly increases simultaneously.Generally depositing in existing photoelectricity transmission technology requires too high to the radio-frequency power of optical information, thus it is high to cause receiving luminous power, reason is that the identifiable design spectral range of optical information receiving terminal is narrow, does not have indemnifying measure, and be easily disturbed, thus hinder the development of optical transmission of information technology.
Utility model content
The purpose of this utility model is the ultra-lowpower receiving terminating circuit providing a kind of saves energy, range of receiving wide, to solve the problem proposed in above-mentioned background technology.
For achieving the above object, the utility model provides following technical scheme:
A kind of ultra-lowpower receiving terminating circuit, comprise photodetector, bias control circuit, amplifying circuit, agc circuit, equalizer, decision device, clock extracting circuit and coupler, described photodetector connects bias control circuit and amplifying circuit respectively, simultaneously photodetector receiving optical signals complete opto-electronic conversion, described amplifying circuit also connects signal input part and the agc circuit of equalizer respectively, described equalizer also connects signal input part and the clock extracting circuit of decision device respectively, described decision device also connects clock extracting circuit Sum decomposition device respectively, described coupler also connects clock extracting circuit,
Described amplifying circuit comprises chip IC 1, electric capacity C3 and triode Q1, electric capacity C3 one end connects input signal IN, the electric capacity C3 other end connects 3 pins and the earth resistance R16 of chip IC 1 respectively, 2 pins of chip IC 1 connect earth resistance R17 and resistance R18 respectively, 8 pins of chip IC 1 connect power supply U1, 4 pin ground connection of chip IC 1, the 1 pin contact resistance R18 other end and the electric capacity C2 respectively of chip IC 1, the electric capacity C2 other end connects 2 pins of earth resistance R2 and chip IC 2 respectively, the 3 pins contact resistance R1 and potentiometer R3 respectively of chip IC 2, the resistance R1 other end connects ground capacity C1, the potentiometer R3 other end connects potentiometer R3 slide plate and earth resistance R15 respectively, 7 pins of chip IC 2 connect potentiometer R5 slide plate respectively, potentiometer R5 one end, resistance R8, triode Q3 collector electrode and power supply U1, potentiometer R5 other end contact resistance R6, the resistance R6 other end connects diode D1 positive pole and triode Q1 base stage respectively, diode D1 negative pole connects diode D2 positive pole, diode D2 negative pole connects 8 pins and the diode D3 positive pole of chip IC 2 respectively, the 4 pins contact resistance R7 respectively of chip IC 2, resistance R12 and resistance R14 ground connection, diode D3 negative pole is the contact resistance R7 other end and triode Q2 base stage respectively, triode Q2 emitter is the contact resistance R12 other end and triode Q4 base stage respectively, triode Q2 collector electrode contact resistance R9, the resistance R9 other end is contact resistance R11 respectively, resistance R13, triode Q4 collector electrode and output OUT, the triode Q4 emitter contact resistance R14 other end, the resistance R11 other end is connecting triode Q1 emitter and triode Q3 base stage respectively, the triode Q3 emitter contact resistance R13 other end, the triode Q1 collector electrode contact resistance R8 other end.
As the utility model further scheme: described optical receiver is KDR-O2A type low-power optical receiver.
As the utility model further scheme: the model of described equalizer is T7DX-D5.
As the utility model further scheme: described chip IC 1 is UPA2228 type operational amplifier, described chip IC 2 is TL082 type operational amplifier.
As the utility model further scheme: described power supply U1 is 9V direct current.
Compared with prior art, the beneficial effects of the utility model are: the utility model optical receiver terminal circuit uses KDR-O2A type low-power optical receiver as light signal receiving element, there is noise low, low in energy consumption, integrated level is high, receives the advantage that luminous power is low, the automatic growth control of agc circuit realizing circuit, add anti-interference, improve circuit integrity performance, therefore this circuit has stable performance, low in energy consumption, receipts luminous power is low and the advantage of strong interference immunity.
Accompanying drawing explanation
Fig. 1 is the circuit diagram of ultra-lowpower receiving terminating circuit;
Fig. 2 is the circuit diagram of amplifying circuit.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, be clearly and completely described the technical scheme in the utility model embodiment, obviously, described embodiment is only the utility model part embodiment, instead of whole embodiments.Based on the embodiment in the utility model, those of ordinary skill in the art are not making the every other embodiment obtained under creative work prerequisite, all belong to the scope of the utility model protection.
Refer to Fig. 1, 2, a kind of ultra-lowpower receiving terminating circuit, comprise photodetector, bias control circuit, amplifying circuit, agc circuit, equalizer, decision device, clock extracting circuit and coupler, described photodetector connects bias control circuit and amplifying circuit respectively, simultaneously photodetector receiving optical signals complete opto-electronic conversion, described amplifying circuit also connects signal input part and the agc circuit of equalizer respectively, described equalizer also connects signal input part and the clock extracting circuit of decision device respectively, described decision device also connects clock extracting circuit Sum decomposition device respectively, described coupler also connects clock extracting circuit,
Described amplifying circuit comprises chip IC 1, electric capacity C3 and triode Q1, electric capacity C3 one end connects input signal IN, the electric capacity C3 other end connects 3 pins and the earth resistance R16 of chip IC 1 respectively, 2 pins of chip IC 1 connect earth resistance R17 and resistance R18 respectively, 8 pins of chip IC 1 connect power supply U1, 4 pin ground connection of chip IC 1, the 1 pin contact resistance R18 other end and the electric capacity C2 respectively of chip IC 1, the electric capacity C2 other end connects 2 pins of earth resistance R2 and chip IC 2 respectively, the 3 pins contact resistance R1 and potentiometer R3 respectively of chip IC 2, the resistance R1 other end connects ground capacity C1, the potentiometer R3 other end connects potentiometer R3 slide plate and earth resistance R15 respectively, 7 pins of chip IC 2 connect potentiometer R5 slide plate respectively, potentiometer R5 one end, resistance R8, triode Q3 collector electrode and power supply U1, potentiometer R5 other end contact resistance R6, the resistance R6 other end connects diode D1 positive pole and triode Q1 base stage respectively, diode D1 negative pole connects diode D2 positive pole, diode D2 negative pole connects 8 pins and the diode D3 positive pole of chip IC 2 respectively, the 4 pins contact resistance R7 respectively of chip IC 2, resistance R12 and resistance R14 ground connection, diode D3 negative pole is the contact resistance R7 other end and triode Q2 base stage respectively, triode Q2 emitter is the contact resistance R12 other end and triode Q4 base stage respectively, triode Q2 collector electrode contact resistance R9, the resistance R9 other end is contact resistance R11 respectively, resistance R13, triode Q4 collector electrode and output OUT, the triode Q4 emitter contact resistance R14 other end, the resistance R11 other end is connecting triode Q1 emitter and triode Q3 base stage respectively, the triode Q3 emitter contact resistance R13 other end, the triode Q1 collector electrode contact resistance R8 other end.
Described optical receiver is KDR-O2A type low-power optical receiver.
The model of described equalizer is T7DX-D5.
Described chip IC 1 is UPA2228 type operational amplifier, and described chip IC 2 is TL082 type operational amplifier.
Described power supply U1 is 9V direct current.
Operation principle of the present utility model is: photodetector converts into the light signal received to the signal of telecommunication.The detection of photodetector has direct-detection and Heterodyne detect two kinds of modes.Directly the detection mode that light signal is transformed into the signal of telecommunication is called direct-detection with detector.To detect on light signal the impact being subject to channel disturbance more serious due to direct, therefore intermediate frequency light signal is used to be converted into the method for the signal of telecommunication by detector, amplifying circuit adopts bandwidth, the operational amplifier of low drift, available integrated operational amplifier is a lot, in order to improve input impedance and suppress common mode performance, reduce output noise, therefore UPA2228 type operational amplifier is selected, when adopting integrated operational amplifier to form pre-amplification circuit, adopt in-phase amplification circuit structure, power amplification circuit Main Function provides power to load, in order to make power output large as far as possible, transfer power is high as far as possible, nonlinear distortion is little as far as possible, here the mutual symmetry power amplifier form of dual power supply is adopted, adopt OPA2228 and large power triode Q1 ~ Q4, wherein OPA2228 serves as voltage driven drive(r) stage, large power triode Q1, large power triode Q2, large power triode Q3 and large power triode Q4 serves as power amplification effect, equalizer is used for the high frequency exported amplifying circuit, intermediate frequency, the low frequency three band frequency signal of telecommunication regulates, make output signal more stable, agc circuit carries out automatic gain to amplifying circuit, amplifier is made to adapt to unlike signal intensity, ensure that amplifying circuit can steady operation at different conditions, export the signal of telecommunication of high-quality, the regeneration of data is carried out after clock signal extracts by clock extracting circuit, the effect of coupler is the data recovered of unstringing, and be multidiameter delay data by the data convert obtained, optical receiver terminal circuit uses KDR-O2A type low-power optical receiver as light signal receiving element, has noise low, low in energy consumption, integrated level is high, receive the advantage that luminous power is low, the automatic growth control of agc circuit realizing circuit, adds anti-interference, improve circuit integrity performance, therefore this circuit has stable performance, low in energy consumption, receipts luminous power is low and the advantage of strong interference immunity.
To those skilled in the art, obvious the utility model is not limited to the details of above-mentioned one exemplary embodiment, and when not deviating from spirit of the present utility model or essential characteristic, can realize the utility model in other specific forms.Therefore, no matter from which point, all should embodiment be regarded as exemplary, and be nonrestrictive, scope of the present utility model is limited by claims instead of above-mentioned explanation, and all changes be therefore intended in the implication of the equivalency by dropping on claim and scope are included in the utility model.Any Reference numeral in claim should be considered as the claim involved by limiting.
In addition, be to be understood that, although this specification is described according to execution mode, but not each execution mode only comprises an independently technical scheme, this narrating mode of specification is only for clarity sake, those skilled in the art should by specification integrally, and the technical scheme in each embodiment also through appropriately combined, can form other execution modes that it will be appreciated by those skilled in the art that.

Claims (5)

1. a ultra-lowpower receiving terminating circuit, comprises photodetector, bias control circuit, amplifying circuit, agc circuit, equalizer, decision device, clock extracting circuit and coupler; It is characterized in that, described photodetector connects bias control circuit and amplifying circuit respectively, simultaneously photodetector receiving optical signals complete opto-electronic conversion, described amplifying circuit also connects signal input part and the agc circuit of equalizer respectively, described equalizer also connects signal input part and the clock extracting circuit of decision device respectively, described decision device also connects clock extracting circuit Sum decomposition device respectively, and described coupler also connects clock extracting circuit;
Described amplifying circuit comprises chip IC 1, electric capacity C3 and triode Q1, electric capacity C3 one end connects input signal IN, the electric capacity C3 other end connects 3 pins and the earth resistance R16 of chip IC 1 respectively, 2 pins of chip IC 1 connect earth resistance R17 and resistance R18 respectively, 8 pins of chip IC 1 connect power supply U1, 4 pin ground connection of chip IC 1, the 1 pin contact resistance R18 other end and the electric capacity C2 respectively of chip IC 1, the electric capacity C2 other end connects 2 pins of earth resistance R2 and chip IC 2 respectively, the 3 pins contact resistance R1 and potentiometer R3 respectively of chip IC 2, the resistance R1 other end connects ground capacity C1, the potentiometer R3 other end connects potentiometer R3 slide plate and earth resistance R15 respectively, 7 pins of chip IC 2 connect potentiometer R5 slide plate respectively, potentiometer R5 one end, resistance R8, triode Q3 collector electrode and power supply U1, potentiometer R5 other end contact resistance R6, the resistance R6 other end connects diode D1 positive pole and triode Q1 base stage respectively, diode D1 negative pole connects diode D2 positive pole, diode D2 negative pole connects 8 pins and the diode D3 positive pole of chip IC 2 respectively, the 4 pins contact resistance R7 respectively of chip IC 2, resistance R12 and resistance R14 ground connection, diode D3 negative pole is the contact resistance R7 other end and triode Q2 base stage respectively, triode Q2 emitter is the contact resistance R12 other end and triode Q4 base stage respectively, triode Q2 collector electrode contact resistance R9, the resistance R9 other end is contact resistance R11 respectively, resistance R13, triode Q4 collector electrode and output OUT, the triode Q4 emitter contact resistance R14 other end, the resistance R11 other end is connecting triode Q1 emitter and triode Q3 base stage respectively, the triode Q3 emitter contact resistance R13 other end, the triode Q1 collector electrode contact resistance R8 other end.
2. a kind of ultra-lowpower receiving terminating circuit according to claim 1, is characterized in that, described optical receiver is KDR-O2A type low-power optical receiver.
3. a kind of ultra-lowpower receiving terminating circuit according to claim 1, is characterized in that, the model of described equalizer is T7DX-D5.
4. a kind of ultra-lowpower receiving terminating circuit according to claim 1, is characterized in that, described chip IC 1 is UPA2228 type operational amplifier, and described chip IC 2 is TL082 type operational amplifier.
5. a kind of ultra-lowpower receiving terminating circuit according to claim 1, is characterized in that, described power supply U1 is 9V direct current.
CN201520020916.3U 2015-01-13 2015-01-13 A kind of ultra-lowpower receiving terminating circuit Expired - Fee Related CN204316512U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201520020916.3U CN204316512U (en) 2015-01-13 2015-01-13 A kind of ultra-lowpower receiving terminating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201520020916.3U CN204316512U (en) 2015-01-13 2015-01-13 A kind of ultra-lowpower receiving terminating circuit

Publications (1)

Publication Number Publication Date
CN204316512U true CN204316512U (en) 2015-05-06

Family

ID=53138806

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201520020916.3U Expired - Fee Related CN204316512U (en) 2015-01-13 2015-01-13 A kind of ultra-lowpower receiving terminating circuit

Country Status (1)

Country Link
CN (1) CN204316512U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112600625A (en) * 2020-12-08 2021-04-02 复旦大学 Distance measurement and communication integrated spatial laser heterodyne coherent demodulation processing module and method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112600625A (en) * 2020-12-08 2021-04-02 复旦大学 Distance measurement and communication integrated spatial laser heterodyne coherent demodulation processing module and method

Similar Documents

Publication Publication Date Title
CN104485993B (en) Vehicular visible light wireless digital voice communication system
CN201557113U (en) Underwater wireless data transceiver based on inductive coupling
CN102868439B (en) Control system for realizing multiplexing of pin of OLT (optical line terminal) optical module
CN103825656A (en) Visible light communication system based on TCP/IP and method
CN204694347U (en) A kind of photoelectric detection circuit with low noise
CN203554545U (en) Handset internet-surfing device based on visible-light communication
CN104821851A (en) 2ASK preprocessing visible light communication system
CN109756269A (en) A kind of visible light communication reception circuit
CN105306147A (en) Digital optical receiver
CN204316512U (en) A kind of ultra-lowpower receiving terminating circuit
CN104601234A (en) High-speed weak signal obtaining circuit
CN203722637U (en) LED white light communication adapter system
CN102075250A (en) ROF link receiving/transmitting device based on VCSEL internal modulation
CN104639249A (en) Optical wireless communication receiving system
CN204633777U (en) The pretreated visible light communication system of a kind of 2ASK
CN204231363U (en) A kind of 40G long distance pluggable optical module
CN204597973U (en) Optical fiber communication experimental optical receiver module
CN102244546A (en) Communication system capable of eliminating non-linear influence of optical fiber in analogue optical communication
CN201937594U (en) Optical module for Ethernet passive optical network (EPON) optical line terminal
CN209088961U (en) A kind of optical module
CN108418637B (en) Underwater turbulence-resistant high-speed optical soliton communication system
CN110855361A (en) LED visible light communication network structure and front terminal system
Wei et al. Design and implementation of indoor visible light communication system based on high order PAM
CN204733326U (en) A kind of high-performance Infrared wireless earphone
CN104301040A (en) 40 G long-distance pluggable optical module

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150506

Termination date: 20180113

CF01 Termination of patent right due to non-payment of annual fee