CN204180207U - CVBS/AUDIO signal Autonomous test multiplex circuit and use the electronic equipment of this circuit - Google Patents

CVBS/AUDIO signal Autonomous test multiplex circuit and use the electronic equipment of this circuit Download PDF

Info

Publication number
CN204180207U
CN204180207U CN201420631020.4U CN201420631020U CN204180207U CN 204180207 U CN204180207 U CN 204180207U CN 201420631020 U CN201420631020 U CN 201420631020U CN 204180207 U CN204180207 U CN 204180207U
Authority
CN
China
Prior art keywords
cvbs
audio
signal
output
test
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201420631020.4U
Other languages
Chinese (zh)
Inventor
任罡
鄂丽情
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin Samsung Electronics Co Ltd
Samsung Electronics Co Ltd
Original Assignee
Tianjin Samsung Electronics Co Ltd
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianjin Samsung Electronics Co Ltd, Samsung Electronics Co Ltd filed Critical Tianjin Samsung Electronics Co Ltd
Priority to CN201420631020.4U priority Critical patent/CN204180207U/en
Application granted granted Critical
Publication of CN204180207U publication Critical patent/CN204180207U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)

Abstract

A kind of CVBS/AUDIO signal Autonomous test multiplex circuit and electronic equipment are provided, CVBS/AUDIO signal Autonomous test multiplex circuit comprises: master chip, CVBS signal decomposition circuit, AUDIO signal amplification circuit, component/SCART multiplex interface circuit and AUDIO interface circuit.Can multiplexing SCART interface and color difference components (Component) interface, reduce interface quantity, reduce PCB size, while reducing costs, meet the demand that electronic equipment is lightening, beautify product appearance.In addition, by the measuring ability of adding users self diagnosis, user can check that whether interface function is normal.

Description

CVBS/AUDIO signal Autonomous test multiplex circuit and use the electronic equipment of this circuit
Technical field
The utility model relates to electronic technology field, particularly relates to a kind of CVBS/AUDIO signal Autonomous test multiplex circuit and uses the electronic equipment of this circuit.
Background technology
Along with the development of information technology, color difference components (Component) interface adopts YPbPr and YCbCr two kinds mark, and the former is lined by line scan aberration output, and the latter represents that interlacing scan aberration exports.Color difference components interface general 3 holding wires transmit light tone and two-way color difference signal respectively, these 3 groups of signals are respectively: brightness marks with Y, and remove the heterochromia signal after luminance signal from two tricolor signal kind of (blue and red), be labeled as Pb and Pr respectively, or Cb and Cr, distinguishes by green, blue, redness respectively in the joint of three lines.If the wrong plug each other of this three lines, may show not frame out, or demonstrate strange color.Color difference components interface is analog interface, and support the vision signal transmitting the forms such as 480i/480p/576p/720p/1080i/1080p, itself is transmission of audio signal not.
SCART (SyndicatdesConstructeursd ' AppareilsRadior é cepteursetT é l é viseurs) interface is a kind of special audio-video interface, the audio-visual equipment interconnection industrial standard developed by French company Peritel, also be that the interconnection and interflow interface of European mandatory requirement in satellite television receiver, television set, video tape recorder and other audio & video equipment has input and output function, support three kinds of video signal formats, i.e. CVBS (compound composite video signal), YC (component video signal) and RGB.In addition, SCART interface or transmitted in both directions, realize so-called " LOOP " circulatory function.The SCART interface of standard is 21 pin connectors, and external form is at right angles trapezoidal, is commonly called as " broom head ".Define audio and video frequency signal in this 21 pin, can be used to vision signal such as transmission CVBS and interlacing rgb signal etc., also can transmit stereo audio signal.21 pins transmit 21 signals simultaneously, and these 21 signals can be divided into vision signal, audio signal, control signal, ground wire and data wire several.
Because SCART interface is European generic video interface, be widely used on all kinds of audio frequency and video electronic equipment.If both arranged SCART interface in this class of electronic devices, color difference components (Component) interface is set again, then need 2 interfaces be set on electronics is arranged simultaneously, the outward appearance of electronic equipment will be made thus to be affected, can not to meet that electronic equipment is lightening, the demand of low cost.
In addition, in current display device, for the design of user's self diagnosis, be confined to picture and the sound of video, and RF signal quality.And for the self diagnosis of interface function, not providing relevant and supporting.
Utility model content
The purpose of this utility model is the electronic equipment providing a kind of CVBS/AUDIO signal Autonomous test multiplex circuit and use this circuit, can multiplexing SCART interface and color difference components (Component) interface, reduce interface quantity, reduce PCB size, while reducing costs, meet the demand that electronic equipment is lightening, beautify product appearance.In addition, by the measuring ability of adding users self diagnosis, user can check that whether interface function is normal.
According to one side of the present utility model, a kind of CVBS/AUDIO signal Autonomous test multiplex circuit is provided, comprises: master chip, CVBS signal decomposition circuit, AUDIO signal amplification circuit, component/SCART multiplex interface circuit and AUDIO interface circuit, wherein,
The CVBS output of described master chip is connected with the input of described CVBS signal decomposition circuit, the AUDIO output of described master chip is connected with the input of described AUDIO signal amplification circuit, and the AUDIO_SEL output of described master chip is connected with the AUDIO_SEL input of described component/SCART multiplex interface circuit;
The CVBS_Y input of described component/SCART multiplex interface circuit, CVBS_PR input and CVBS_PB input respectively with the CVBS_Y output of described CVBS signal decomposition circuit, CVBS_PR output is connected with CVBS_PB output, the TEST_SL input of described component/SCART multiplex interface circuit is connected with TEST_SR output with described AUDIO signal amplification circuit TEST_SL output respectively with TEST_SR input, the AUDIO_SL input of described component/SCART multiplex interface circuit is connected with AUDIO_SR output with the AUDIO_SL output of described AUDIO interface circuit respectively with AUDIO_SR input,
The CVBS_Y input of described master chip, CVBS_PR input and CVBS_PB input and SL input and SR input are connected with SR output with CVBS_PB output and SL output with the CVBS_Y output of described component/SCART multiplex interface circuit, CVBS_PR output respectively.
Further, the input of described CVBS signal amplification circuit receives the CVBS_OUT signal of described master chip transmission, after circuitry breaks down amplifies, generate CVBS_Y signal, CVBS_PR signal and CVBS_PB signal, send to the CVBS_Y input of described component/SCART multiplex interface circuit, CVBS_PR input and CVBS_PB input by CVBS_Y output, CVBS_PR output and CVBS_PB output; The CVBS_Y signal received, CVBS_PR signal and CVBS_PB signal are returned to described master chip by the CVBS_Y output of described component/SCART multiplex interface circuit, CVBS_PR output and CVBS_PB output again.
Further, described master chip compares the described CVBS_OUT signal that CVBS signal corresponding to the described CVBS_Y signal, CVBS_PR signal and the CVBS_PB signal that receive and CVBS output send, and judges that whether CVBS path is normal.
Further, the input of described AUDIO signal amplification circuit receives the AUDIO_OUT signal of described master chip transmission, after circuitry breaks down amplifies, generate TEST_SL signal and TEST_SR signal, sent to TEST_SL input and the TEST_SR input of described component/SCART multiplex interface circuit by TEST_SL output and TEST_SR output; The AUDIO_SL signal received and AUDIO_SR signal are sent to AUDIO_SL input and the AUDIO_SR input of described component/SCART multiplex interface circuit by the AUDIO_SL output of described AUDIO interface circuit and AUDIO_SR output; The level height of the AUDIO_SEL signal that the AUDIO_SEL output that described component/SCART multiplex interface circuit receives described master chip according to the AUDIO_SEL input of described component/SCART multiplex interface circuit sends, determines the signal returned to described master chip.
Further, when described AUDIO_SEL signal is high level, the TEST_SL signal received and TEST_SR signal are returned to described master chip by SL output and the SR output of described component/SCART multiplex interface circuit; When described AUDIO_SEL signal is low level, the AUDIO_SL signal received and AUDIO_SR signal are returned to described master chip by SL output and the SR output of described component/SCART multiplex interface circuit.
Further, when described master chip receives TEST_SL signal and TEST_SR signal, the described AUDIO_OUT signal that the AUDIO output of more described TEST_SL signal and AUDIO signal corresponding to TEST_SR signal and described master chip sends, judges that whether AUDIO path is normal.
Further, described component/SCART multiplex interface circuit comprises SCART interface and switch chip, when described AUDIO_SEL signal is high level, utilizes PIN1 pin and PIN2 pin to return described TEST_SL signal and TEST_SR signal to described master chip; Be low level at described AUDIO_SEL signal, utilize PIN1 pin and PIN2 pin to return described AUDIO_SL signal and AUDIO_SR signal to described master chip.
Further, described switch chip is analog switch chip.
Further, described analog switch chip at least comprises following pin: the TEST_SL pin be connected with described AUDIO signal amplification circuit and TEST_SR pin, the AUDIO_SL pin be connected with described AUDIO interface circuit and AUDIO_SR pin, the AUDIO_SEL pin be connected with described master chip, the SL pin be connected with described SCART interface and SR pin.
According to another aspect of the present utility model, provide a kind of electronic equipment, described electronic equipment comprises above-mentioned CVBS/AUDIO signal Autonomous test multiplex circuit.
According to SCART/UART interface multiplexing circuit of the present utility model and the electronic equipment using this circuit, by multiplexing SCART interface and color difference components (Component) interface, reduce interface quantity, reduce PCB size, while reducing costs, meet the demand that electronic equipment is lightening, beautify product appearance.In addition, the measuring ability of adding users self diagnosis, the CVBS/AUDIO Autonomous test signal sent by master chip, inputs to corresponding interface, and user can check that whether interface function is normal.
Accompanying drawing explanation
By the description to embodiment carried out below in conjunction with accompanying drawing, above-mentioned and/or other object of the present utility model and advantage will become apparent, wherein:
Fig. 1 illustrates the circuit diagram of the CVBS/AUDIO signal Autonomous test multiplex circuit provided according to the utility model exemplary embodiment;
Fig. 2 illustrates the circuit diagram of the CVBS signal decomposition circuit of the CVBS/AUDIO signal Autonomous test multiplex circuit provided according to the utility model exemplary embodiment;
Fig. 3 illustrates the circuit diagram of the AUDIO signal amplification circuit of the CVBS/AUDIO signal Autonomous test multiplex circuit provided according to the utility model exemplary embodiment;
Fig. 4 illustrates the circuit diagram of the component/SCART multiplex interface circuit of the CVBS/AUDIO signal Autonomous test multiplex circuit provided according to the utility model exemplary embodiment.
Embodiment
Now will in detail with reference to embodiment of the present utility model, the example of described embodiment is shown in the drawings, and wherein, identical label refers to identical parts all the time.Below by referring to accompanying drawing, described embodiment will be described, to explain the utility model.
Fig. 1 illustrates the circuit diagram of the CVBS/AUDIO signal Autonomous test multiplex circuit provided according to the utility model exemplary embodiment.As shown in Figure 1, at the CVBS/AUDIO signal Autonomous test multiplex circuit according to the utility model exemplary embodiment, comprising: master chip, CVBS signal decomposition circuit, AUDIO signal amplification circuit, component/SCART multiplex interface circuit and AUDIO interface circuit, wherein
The CVBS output of described master chip is connected with the input of described CVBS signal decomposition circuit, the AUDIO output of described master chip is connected with the input of described AUDIO signal amplification circuit, and the AUDIO_SEL output of described master chip is connected with the AUDIO_SEL input of described component/SCART multiplex interface circuit 4;
The CVBS_Y input of described component/SCART multiplex interface circuit, CVBS_PR input and CVBS_PB input respectively with the CVBS_Y output of described CVBS signal decomposition circuit, CVBS_PR output is connected with CVBS_PB output, the TEST_SL input of described component/SCART multiplex interface circuit is connected with TEST_SR output with the TEST_SL output of described AUDIO signal amplification circuit respectively with TEST_SR input, the AUDIO_SL input of described component/SCART multiplex interface circuit is connected with AUDIO_SR output with the AUDIO_SL output of described AUDIO interface circuit respectively with AUDIO_SR input,
The CVBS_Y input of described master chip, CVBS_PR input and CVBS_PB input and SL input and SR input are connected with SR output with CVBS_PB output and SL output with the CVBS_Y output of described component/SCART multiplex interface circuit, CVBS_PR output respectively.
In specific implementation, directly utilize existing SCART interface on mainboard, according to the Autonomous test signal that master chip occurs, component/SCART multiplex interface circuit is utilized to be completed the self-checking function of CVBS/AUDIO by SCART interface, also SCART interface can be utilized to complete the voice data communication of AUDIO interface and master chip, do not need to increase other interface in above-mentioned known technology, thus fall equipment cost and circuit complexity.
Concrete, Fig. 2 illustrates the circuit diagram of the CVBS signal decomposition circuit of the CVBS/AUDIO signal Autonomous test multiplex circuit provided according to the utility model exemplary embodiment.As shown in Figure 2, the input of described CVBS signal amplification circuit receives the CVBS_OUT signal of described master chip transmission, after circuitry breaks down amplifies, generate CVBS_Y signal, CVBS_PR signal and CVBS_PB signal, send to the CVBS_Y input of described component/SCART multiplex interface circuit, CVBS_PR input and CVBS_PB input by CVBS_Y output, CVBS_PR output and CVBS_PB output; The CVBS_Y signal received, CVBS_PR signal and CVBS_PB signal are returned to described master chip by the CVBS_Y output of described component/SCART multiplex interface circuit, CVBS_PR output and CVBS_PB output again.
Subsequently, described master chip compares the described CVBS_OUT signal that CVBS signal corresponding to the described CVBS_Y signal, CVBS_PR signal and the CVBS_PB signal that receive and CVBS output send, and judges that whether CVBS path is normal.
In specific implementation, after master chip receives the CVBS signal fed back, compare with the CVBS_OUT signal sent, amplitude meets more than 70% and is judged as normal signal, Autonomous test display " SUCDESS ", otherwise display " FAIL ".
Fig. 3 illustrates the circuit diagram of the AUDIO signal amplification circuit of the CVBS/AUDIO signal Autonomous test multiplex circuit provided according to the utility model exemplary embodiment.As shown in Figure 3, the input of described AUDIO signal amplification circuit receives the AUDIO_OUT signal of described master chip transmission, after circuitry breaks down amplifies, generate TEST_SL signal and TEST_SR signal, sent to TEST_SL input and the TEST_SR input of described component/SCART multiplex interface circuit by TEST_SL output and TEST_SR output; The AUDIO_SL signal received and AUDIO_SR signal are sent to AUDIO_SL input and the AUDIO_SR input of described component/SCART multiplex interface circuit by the AUDIO_SL output of described AUDIO interface circuit and AUDIO_SR output; The level height of the AUDIO_SEL signal that the AUDIO_SEL output that described component/SCART multiplex interface circuit receives described master chip according to the AUDIO_SEL input of described component/SCART multiplex interface circuit sends, determines the signal returned to described master chip.
Concrete, when described AUDIO_SEL signal is high level, the TEST_SL signal received and TEST_SR signal are returned to described master chip by SL output and the SR output of described component/SCART multiplex interface circuit; When described AUDIO_SEL signal is low level, the AUDIO_SL signal received and AUDIO_SR signal are returned to described master chip by SL output and the SR output of described component/SCART multiplex interface circuit.
When described master chip receives TEST_SL signal and TEST_SR signal, the described AUDIO_OUT signal that the AUDIO output of more described TEST_SL signal and AUDIO signal corresponding to TEST_SR signal and described master chip sends, judges that whether AUDIO path is normal.
In specific implementation, after master chip receives the AUDIO signal fed back, after comparing with the AUDIO_OUT signal sent, amplitude meets more than 70% and is judged as normal signal, Autonomous test display " SUCDESS ", otherwise display " FAIL ".
In addition, also AUDIO_TEST signal can be sent by AUDIO signal amplification circuit, input to the left and right acoustic reception Pin of component/SCART multiplex interface circuit, then master chip is inputed to by normal channel, send to AUDIO signal amplification circuit again through I2S_DATA after treatment, after demodulation is amplified, export to Speaker.Whether user can according to having sound broadcasting to judge that whether AUDIO passage is normal.
Fig. 4 illustrates the circuit diagram of the component/SCART multiplex interface circuit of the CVBS/AUDIO signal Autonomous test multiplex circuit provided according to the utility model exemplary embodiment.As shown in Figure 4, described component/SCART multiplex interface circuit comprises SCART interface and switch chip, described SCART interface has 21 pins, when described AUDIO_SEL signal is high level, PIN1 pin and PIN2 pin is utilized to return described TEST_SL signal and TEST_SR signal to described master chip; Be low level at described AUDIO_SEL signal, utilize PIN1 pin and PIN2 pin to return described AUDIO_SL signal and AUDIO_SR signal to described master chip.
Preferably, described switch chip is analog switch chip.Wherein, described analog switch chip at least comprises following pin: the TEST_SL pin be connected with described AUDIO signal amplification circuit and TEST_SR pin, the AUDIO_SL pin be connected with described AUDIO interface circuit and AUDIO_SR pin, the AUDIO_SEL pin be connected with described master chip, the SL pin be connected with described SCART interface and SR pin.
The operation principle of the present embodiment is described as follows: the signal received at AUDIO_SEL pin is 1, pin 3 is connected with pin 7 with pin 5 with pin 9 by analog switch chip IC305 respectively, and namely the PIN1 pin of SCART interface and PIN2 pin send TEST_SL signal and TEST_SR signal to master chip; The signal received at AUDIO_SEL pin is 0, and pin 3 is connected with pin 2 with pin with pin 9 by analog switch chip IC305 respectively, and namely the PIN1 pin of SCART interface and PIN2 pin send AUDIO_SL signal and AUDIO_SR signal to master chip.Inputted by the selectivity of module switch chip IC 305, solve the problem of sound power disappearance when outside AUDIO inputs, also support the measuring ability of the self diagnosis that user clicks simultaneously.
According to the electronic equipment that the utility model embodiment provides, described electronic equipment comprises above-mentioned CVBS/AUDIO signal Autonomous test multiplex circuit.
Further, described electronic equipment can be multimedia player, television set, game machine, and mobile terminal etc. have the electronic equipment of audio and video playing and data storage function concurrently.
According to CVBS/AUDIO signal Autonomous test multiplex circuit of the present utility model and the electronic equipment using this circuit, can multiplexing SCART interface and color difference components (Component) interface, reduce interface quantity, reduce PCB size, while reducing costs, meet the demand that electronic equipment is lightening, beautify product appearance.In addition, by the measuring ability of adding users self diagnosis, user can check that whether interface function is normal.
Each embodiment above of the present utility model is only exemplary, and the utility model is not limited to this.Those skilled in the art should understand that: when not departing from principle of the present utility model and spirit, can change these embodiments, wherein, scope of the present utility model limits in claim and equivalent thereof.

Claims (10)

1. a CVBS/AUDIO signal Autonomous test multiplex circuit, is characterized in that, comprising: master chip, CVBS signal decomposition circuit, AUDIO signal amplification circuit, component/SCART multiplex interface circuit and AUDIO interface circuit, wherein,
The CVBS output of described master chip is connected with the input of described CVBS signal decomposition circuit, the AUDIO output of described master chip is connected with the input of described AUDIO signal amplification circuit, and the AUDIO_SEL output of described master chip is connected with the AUDIO_SEL input of described component/SCART multiplex interface circuit;
The CVBS_Y input of described component/SCART multiplex interface circuit, CVBS_PR input and CVBS_PB input respectively with the CVBS_Y output of described CVBS signal decomposition circuit, CVBS_PR output is connected with CVBS_PB output, the TEST_SL input of described component/SCART multiplex interface circuit is connected with TEST_SR output with described AUDIO signal amplification circuit TEST_SL output respectively with TEST_SR input, the AUDIO_SL input of described component/SCART multiplex interface circuit is connected with AUDIO_SR output with the AUDIO_SL output of described AUDIO interface circuit respectively with AUDIO_SR input,
The CVBS_Y input of described master chip, CVBS_PR input and CVBS_PB input and SL input and SR input are connected with SR output with CVBS_PB output and SL output with the CVBS_Y output of described component/SCART multiplex interface circuit, CVBS_PR output respectively.
2. CVBS/AUDIO signal Autonomous test multiplex circuit according to claim 1, it is characterized in that, the input of described CVBS signal amplification circuit receives the CVBS_OUT signal of described master chip transmission, after circuitry breaks down amplifies, generate CVBS_Y signal, CVBS_PR signal and CVBS_PB signal, send to the CVBS_Y input of described component/SCART multiplex interface circuit, CVBS_PR input and CVBS_PB input by CVBS_Y output, CVBS_PR output and CVBS_PB output; The CVBS_Y signal received, CVBS_PR signal and CVBS_PB signal are returned to described master chip by the CVBS_Y output of described component/SCART multiplex interface circuit, CVBS_PR output and CVBS_PB output again.
3. CVBS/AUDIO signal Autonomous test multiplex circuit according to claim 2, it is characterized in that, described master chip compares the described CVBS_OUT signal that CVBS signal corresponding to the described CVBS_Y signal, CVBS_PR signal and the CVBS_PB signal that receive and CVBS output send, and judges that whether CVBS path is normal.
4. CVBS/AUDIO signal Autonomous test multiplex circuit according to claim 1, it is characterized in that, the input of described AUDIO signal amplification circuit receives the AUDIO_OUT signal of described master chip transmission, after circuitry breaks down amplifies, generate TEST_SL signal and TEST_SR signal, sent to TEST_SL input and the TEST_SR input of described component/SCART multiplex interface circuit by TEST_SL output and TEST_SR output; The AUDIO_SL signal received and AUDIO_SR signal are sent to AUDIO_SL input and the AUDIO_SR input of described component/SCART multiplex interface circuit by the AUDIO_SL output of described AUDIO interface circuit and AUDIO_SR output; The level height of the AUDIO_SEL signal that the AUDIO_SEL output that described component/SCART multiplex interface circuit receives described master chip according to the AUDIO_SEL input of described component/SCART multiplex interface circuit sends, determines the signal returned to described master chip.
5. CVBS/AUDIO signal Autonomous test multiplex circuit according to claim 4, it is characterized in that, when described AUDIO_SEL signal is high level, the TEST_SL signal received and TEST_SR signal are returned to described master chip by SL output and the SR output of described component/SCART multiplex interface circuit; When described AUDIO_SEL signal is low level, the AUDIO_SL signal received and AUDIO_SR signal are returned to described master chip by SL output and the SR output of described component/SCART multiplex interface circuit.
6. CVBS/AUDIO signal Autonomous test multiplex circuit according to claim 5, it is characterized in that, when described master chip receives TEST_SL signal and TEST_SR signal, the described AUDIO_OUT signal that the AUDIO output of more described TEST_SL signal and AUDIO signal corresponding to TEST_SR signal and described master chip sends, judges that whether AUDIO path is normal.
7. CVBS/AUDIO signal Autonomous test multiplex circuit according to claim 4, it is characterized in that, described component/SCART multiplex interface circuit comprises SCART interface and switch chip, when described AUDIO_SEL signal is high level, PIN1 pin and PIN2 pin is utilized to return described TEST_SL signal and TEST_SR signal to described master chip; Be low level at described AUDIO_SEL signal, utilize PIN1 pin and PIN2 pin to return described AUDIO_SL signal and AUDIO_SR signal to described master chip.
8. CVBS/AUDIO signal Autonomous test multiplex circuit according to claim 7, it is characterized in that, described switch chip is analog switch chip.
9. CVBS/AUDIO signal Autonomous test multiplex circuit according to claim 8, it is characterized in that, described analog switch chip at least comprises following pin: the TEST_SL pin be connected with described AUDIO signal amplification circuit and TEST_SR pin, the AUDIO_SL pin be connected with described AUDIO interface circuit and AUDIO_SR pin, the AUDIO_SEL pin be connected with described master chip, the SL pin be connected with described SCART interface and SR pin.
10. an electronic equipment, is characterized in that, described electronic equipment comprises the CVBS/AUDIO signal Autonomous test multiplex circuit described in any one of claim 1-9.
CN201420631020.4U 2014-10-28 2014-10-28 CVBS/AUDIO signal Autonomous test multiplex circuit and use the electronic equipment of this circuit Expired - Fee Related CN204180207U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420631020.4U CN204180207U (en) 2014-10-28 2014-10-28 CVBS/AUDIO signal Autonomous test multiplex circuit and use the electronic equipment of this circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420631020.4U CN204180207U (en) 2014-10-28 2014-10-28 CVBS/AUDIO signal Autonomous test multiplex circuit and use the electronic equipment of this circuit

Publications (1)

Publication Number Publication Date
CN204180207U true CN204180207U (en) 2015-02-25

Family

ID=52568980

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420631020.4U Expired - Fee Related CN204180207U (en) 2014-10-28 2014-10-28 CVBS/AUDIO signal Autonomous test multiplex circuit and use the electronic equipment of this circuit

Country Status (1)

Country Link
CN (1) CN204180207U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109756729A (en) * 2017-11-01 2019-05-14 厦门雅迅网络股份有限公司 A kind of vehicle-mounted CVBS video signal output interface state detection circuit and method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109756729A (en) * 2017-11-01 2019-05-14 厦门雅迅网络股份有限公司 A kind of vehicle-mounted CVBS video signal output interface state detection circuit and method

Similar Documents

Publication Publication Date Title
US9210465B2 (en) Communication system, transmitter, receiver, communication method, program, and communication cable
US8869209B2 (en) Display device and transmitting device
US9277171B2 (en) Electronic device, electronic device control method, and electronic device system
TWM465740U (en) Split television and host thereof
US8401359B2 (en) Video receiving apparatus and video receiving method
CN102932683A (en) Mobile high-definition link (MHL) realizing method and video playing device
CN106303298A (en) A kind of video signal output circuit structure, electronic equipment, terminal and system
CN101984656A (en) Wireless satellite television transceiver
CN204180207U (en) CVBS/AUDIO signal Autonomous test multiplex circuit and use the electronic equipment of this circuit
CN1909635B (en) Interface method and device for signal source and broadcast equipment
US8386674B2 (en) Methods and systems of controlling an electronic device's I/O terminals using pulse-width modulation
CN102098420A (en) Video signal output circuit
US10992727B2 (en) Transmission apparatus, transmission method, reception apparatus, and reception method
CN101616287A (en) Electronic equipment
CN101098425A (en) Method for displaying port of video device or status information of terminal
CN104360978B (en) SCART/UART interface multiplexing circuits and the electronic equipment using the circuit
CN103797785A (en) TV set and remote controller
CN103957439B (en) A kind of high-definition multimedia controller and its mainboard assembly
CN206024024U (en) The manipulation of a kind of pair of remote control without screen TV
CN202276410U (en) Television set interface circuit module with advertisement information playing function
CN201608797U (en) Television set
CN104967912A (en) Method for directly playing surveillance video without transcoding
CN203457262U (en) Display device and display system with television function
CN216700161U (en) Television and audio-video processing system
KR200415693Y1 (en) Image showing interface system of multimedia machinery for car

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150225

Termination date: 20191028

CF01 Termination of patent right due to non-payment of annual fee