CN203933478U - The 8 road brushless direct current motor drive circuits based on MCU and FPGA - Google Patents

The 8 road brushless direct current motor drive circuits based on MCU and FPGA Download PDF

Info

Publication number
CN203933478U
CN203933478U CN201420289513.4U CN201420289513U CN203933478U CN 203933478 U CN203933478 U CN 203933478U CN 201420289513 U CN201420289513 U CN 201420289513U CN 203933478 U CN203933478 U CN 203933478U
Authority
CN
China
Prior art keywords
pin
resistance
oxide
metal
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn - After Issue
Application number
CN201420289513.4U
Other languages
Chinese (zh)
Inventor
高明煜
刘云飞
黄继业
曾毓
何志伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Dianzi University
Original Assignee
Hangzhou Dianzi University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Dianzi University filed Critical Hangzhou Dianzi University
Priority to CN201420289513.4U priority Critical patent/CN203933478U/en
Application granted granted Critical
Publication of CN203933478U publication Critical patent/CN203933478U/en
Withdrawn - After Issue legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model discloses a kind of 8 road brushless direct current motor drive circuits based on MCU and FPGA, comprise by CAN drive circuit, MCU module, FPGA module, 8 road brushless direct current motor drive circuits; Described CAN telecommunication circuit is connected with the CAN bus interface of MCU module by CAN bus interface, MCU module is connected with the common IO mouth of FPGA module by FSMC bus interface, and FPGA module is connected by the control mouth of common IO mouth difference Yu Ba road brushless direct current motor drive circuit; Each road brushless direct current motor drive circuit structure is identical; The utility model can meet the requirement of multi_motor control on the textile machine equipment after improvement, compare existing single motor-drive circuit, this drive circuit can be realized completely independent can control of 8 road brshless DC motors, and simple in structure, working stability, cost are low, safeguard easy to use.

Description

The 8 road brushless direct current motor drive circuits based on MCU and FPGA
Technical field
The utility model belongs to electric and electronic technical field, is specifically related to the 8 road brushless direct current motor drive circuits based on MCU and FPGA.
Background technology
Yarn moulding is the key technology of impact spinning quality, traditional textile machine equipment, as chopped fiber two-for-one twisting machine, chemical fiber double-twister, open-end spinning frame, elasticizer, doubling winder, groove drum machine, cladding wire machine, straight twister etc., no matter be from external import or domestic independent research, its yarn guide wheel formation system forms by a large amount of mechanical structure, it comprises gear drive, cam reciprocating mechanism, gear-lubricating device, edge-neatening apparatus etc., by gear box, drive about traverse bar to traverse, thus drive feed carrier by yarn rule equably on reel.These Textile Machinery all have the following disadvantages: 1. sleeve mechanism is comprised of ironcasting, and volume is large, Heavy Weight, and complete machine energy consumption is large; Maintenance trouble, need to expend a large amount of manpowers.2. mechanism consists of many gear drives, has the problem of wearing and tearing and interlock, and wearing and tearing are large, and failure rate is high; 3. there is the inadequate natural endowment that reciprocating speed can not be too high in Cam reciprocating, cause some textile machines due to seal wire speed restriction make overall efficiency low, yield poorly; 4. a lot of high request moulding can not complete, for example, need random anti-stacked moulding just can not complete; 5. gear box lubricating oil needs frequent replacing, within 1 year, need to change twice, and each 15 kilograms, in the north of cold weather, need to use special-purpose antifreezing oil, cost of upkeep is high; 6. thread guide traverse is relatively short, is generally 170mm-200mm, if desired increases the volume and weight that traverse must increase gear box again; The frequency of 7. traversing is wayward, and the frequency of particularly traversing cannot match with coiling speed, has affected the quality of yarn finished product.
Country's 12 textile industry development plans have proposed new higher requirement to the energy-saving and emission-reduction of textile industry, and whole textile industry will be realized energy-conservation 20% target during 12; Simultaneously along with the significantly rising of labor cost and energy prices in recent years, textile industry just urgently wishes to accelerate the technological progress of textile machine equipment, application energy-saving efficient motor, motor variable-frequency speed-regulating technology, electronic technology and computer technology are equiped with arms traditional Textile Machinery, thereby significantly reduce Textile Machinery energy consumption, improve the operational efficiency of frame and the quality of weaving finished product simultaneously.At present, domestic positive primary study advances an ingot one motor framework---the Novel Spinning machine equipment that singly splits and control, by eliminating gear drive, belt transmission, realize high rotating speed, high accuracy and the high-efficiency operation of Textile Machinery, significantly reduce the work energy consumption of transmission device; Primary study multi-motor coordination control technology, yarn tension control technology, built-in industrial controller, Industrial Ethernet, CAN fieldbus, Numeric Control Technology etc., by coordination, control the rotating speed of the yarn work drive motor that often splits, reduce energy waste, keep often splitting synchronism and the stability of yarn speed improve yarn end product quality and operating efficiency simultaneously.
Summary of the invention
The utility model, for the deficiencies in the prior art, provides the 8 road brushless direct current motor drive circuits based on MCU and FPGA.
The technical scheme that the utility model technical solution problem is taked:
8 road brushless direct current motor drive circuits based on MCU and FPGA, comprise by CAN drive circuit, MCU module, FPGA module, 8 road brushless direct current motor drive circuits;
Described CAN telecommunication circuit is connected with the CAN bus interface of MCU module by CAN bus interface, MCU module is connected with the common IO mouth of FPGA module by FSMC bus interface, and FPGA module is connected by the control mouth of common IO mouth difference Yu Ba road brushless direct current motor drive circuit; Each road brushless direct current motor drive circuit structure is identical;
Described Yi road brushless direct current motor drive circuit, comprises 23 resistance, six polarity free capacitors, four diodes, four metal-oxide-semiconductors, a slice integrated drive chips U1 and eight pin connector P1;
VCC pin welding system power supply+5V of integrated drive chips U1, VSS pin is connected with the 12 one end of resistance R 12, one end of the 13 resistance R 13 and welding system power supply ground GND, pin is connected with one end of the first resistance R 1, pin is connected with one end of the second resistance R 2, pin is connected with one end of the 3rd resistance R 3, pin is connected with one end of the 4th resistance R 4, pin is connected with one end of the 5th resistance R 5, pin is connected with one end of the 6th resistance R 6, pin is connected with one end of the 7th resistance R 7, one end of the tenth resistance R 10, pin is connected with one end of the 8th resistance R 8, and SD pin is connected with one end of the 9th resistance R 9, and ITRIP pin is connected with the negative pole of the 4th diode D4, one end of CAO pin and the 11 resistance R 11, a common IO mouth of FPGA module is connected, the other end of CA-pin and the 11 resistance R 11, the other end of the 12 resistance R 12 connects, one end of CA+ pin and the 14 resistance R 14, the other end of the 13 resistance R 13, the COM pin of integrated drive chips U1, the source electrode of the second metal-oxide-semiconductor Q2, the source electrode of the 4th metal-oxide-semiconductor Q4, the source electrode of the 6th metal-oxide-semiconductor Q6 connects, the negative pole of VB1 pin and the first diode D1, one end of the first polarity free capacitor C1 connects, and HO1 pin is connected with one end of the 15 resistance R 15, the other end of VS1 and the first polarity free capacitor C1, the source electrode of the first metal-oxide-semiconductor Q1, the drain electrode of the second metal-oxide-semiconductor Q2, 1 pin of eight pin connector P1 connects, the negative pole of VB2 pin and the second diode D2, one end of the second polarity free capacitor C2 connects, and HO2 pin is connected with one end of the 16 resistance R 16, the other end of VS2 and the second polarity free capacitor C2, the source electrode of the 3rd metal-oxide-semiconductor Q3, the drain electrode of the 4th metal-oxide-semiconductor Q4, 2 pin of eight pin connector P1 connect, the negative pole of VB3 pin and the 3rd diode D3, one end of the 3rd polarity free capacitor C3 connects, and HO3 pin is connected with one end of the 17 resistance R 17, the other end of VS3 and the 3rd polarity free capacitor C3, the source electrode of the 5th metal-oxide-semiconductor Q5, the drain electrode of the 6th metal-oxide-semiconductor Q6, 3 pin P1 of eight pin connectors connect, and LO1 pin is connected with one end of the 18 resistance R 18, and LO2 pin is connected with one end of the 19 resistance R 19, and LO3 pin is connected with one end of the 20 resistance R 20, the other end of the other end of the other end of the other end of the other end of the other end of the first resistance R 1, the second resistance R 2, the 3rd resistance R 3, the 4th resistance R 4, the 5th resistance R 5, the 6th resistance R 6 is connected with six common IO mouths of FPGA module respectively, the other end of the other end of the other end of the 7th resistance R 7, the 8th resistance R 8, the 9th resistance R 9 is connected with three common IO mouths of FPGA module respectively, the other end of the 14 resistance R 14 is connected with the negative pole of the 4th diode D4, the other end welding system power supply+5V of the tenth resistance R 10, the positive pole of the first diode D1 is connected with the positive pole of the second diode D2, the positive pole of the 3rd diode D3 and welding system power supply+5V, the other end of the 15 resistance R 15 is connected with the grid of the first metal-oxide-semiconductor Q1, the other end of the 16 resistance R 16 is connected with the grid of the 3rd metal-oxide-semiconductor Q3, the other end of the 17 resistance R 17 is connected with the grid of the 5th metal-oxide-semiconductor Q5, the other end of the 18 resistance R 18 is connected with the grid of the second metal-oxide-semiconductor Q2, the other end of the 19 resistance R 19 is connected with the grid of the 4th metal-oxide-semiconductor Q4, the other end of the 20 resistance R 20 is connected with the grid of the 6th metal-oxide-semiconductor Q6, the drain electrode of the first metal-oxide-semiconductor Q1 is connected with the drain electrode of the 3rd metal-oxide-semiconductor Q3, the drain electrode of the 5th metal-oxide-semiconductor Q5 and welding system power supply+24V, 4 pin of eight pin connector P1 are connected with one end of the 21 resistance R 21, and 5 pin are connected with one end of the 22 resistance R 22, and 6 pin are connected with one end of the 23 resistance R 23,7 pin welding system power supply+5V, 8 pin welding system power supply ground GND, the other end of the 21 resistance R 21 is connected with one end of the 4th polarity free capacitor C4, a common IO of FPGA module, the other end of the 22 resistance R 22 is connected with one end of the 5th polarity free capacitor C5, a common IO of FPGA module, the other end of the 23 resistance R 23 is connected with one end of the 6th polarity free capacitor C6, a common IO of FPGA module, the other end of the 4th polarity free capacitor C4 is connected with the other end of the 5th polarity free capacitor C5, the other end of the 6th polarity free capacitor C6 and welding system power supply ground GND,
Described CAN drive circuit, comprises that four polarity free capacitors, a resistance, DC/DC power isolation module U2, an a slice carry CAN transceiver U3, a slice CAN bus esd protection diode U4 and four pin connector P2 of isolation;
The VIN pin of DC/DC power isolation module U2 is connected with one end of one end of the 7th polarity free capacitor C7, the 8th polarity free capacitor C8 and welding system power supply+5V, GND pin is connected with the other end of the 7th polarity free capacitor C7, the other end of the 8th polarity free capacitor C8 and welding system power supply ground GND, + VO pin is with one end of the 9th polarity free capacitor C9, one end of the tenth polarity free capacitor C10 is connected and as the output of insulating power supply CAN_5V, and OV pin is connected with the other end of the 9th polarity free capacitor C9, the other end of the tenth polarity free capacitor C10 and meets CAN_GND isolator; Carry power input VCC1 pin welding system power supply+5V of the CAN transceiver U3 of isolation, power input VCC2 pin meets insulating power supply CAN_5V, power supply ground GND1 pin welding system power supply ground GND, power supply ground GND2 pin meets CAN_GND isolator, RXD pin connects the CAN_RX pin of MCU module, TXD pin connects the CAN_TX pin of MCU module, CANH pin is connected with 3 pin of four pin insert P2 with one end of the 24 resistance R 24,1 pin of four pin insert P2, and CANL pin is connected with 4 pin of four pin insert P2 with the other end of the 24 resistance R 24,2 pin of four pin insert P2; The public termination of CAN bus esd protection diode U4 is CAN_GND isolator, and two ends are connected with CANL pin with the CANH pin that carries the CAN transceiver U3 of isolation respectively in addition.
The beneficial effects of the utility model are: the utility model proposes the 8 road brushless direct current motor drive circuits based on MCU and FPGA, can meet the requirement of multi_motor control on the textile machine equipment after improvement, compare existing single motor-drive circuit, this drive circuit can be realized 8 road brshless DC motors independent can control completely, simple in structure, working stability, cost are low, safeguard easy to use.
Accompanying drawing explanation
Fig. 1 system framework figure of the present utility model.
Fig. 2 road brushless direct current motor drive circuit of the present utility model.
Fig. 3 CAN drive circuit of the present utility model.
Embodiment
Below in conjunction with accompanying drawing, the utility model is further described.
As shown in Figure 1, the 8 road brushless direct current motor drive circuits based on MCU and FPGA, comprise by CAN drive circuit, MCU module, FPGA module, 8 road brushless direct current motor drive circuits;
Described CAN telecommunication circuit is connected with the CAN bus interface of MCU module by CAN bus interface, MCU module is connected with the common IO mouth of FPGA module by FSMC bus interface, and FPGA module is connected by the control mouth of common IO mouth difference Yu Ba road brushless direct current motor drive circuit; Each road brushless direct current motor drive circuit structure is identical;
As shown in Figure 2, described Yi road brushless direct current motor drive circuit, comprises 23 resistance, six polarity free capacitors, four diodes, four metal-oxide-semiconductors, a slice integrated drive chips U1 and eight pin connector P1;
VCC pin welding system power supply+5V of integrated drive chips U1, VSS pin is connected with the 12 one end of resistance R 12, one end of the 13 resistance R 13 and welding system power supply ground GND, pin is connected with one end of the first resistance R 1, pin is connected with one end of the second resistance R 2, pin is connected with one end of the 3rd resistance R 3, pin is connected with one end of the 4th resistance R 4, pin is connected with one end of the 5th resistance R 5, pin is connected with one end of the 6th resistance R 6, pin is connected with one end of the 7th resistance R 7, one end of the tenth resistance R 10, pin is connected with one end of the 8th resistance R 8, and SD pin is connected with one end of the 9th resistance R 9, and ITRIP pin is connected with the negative pole of the 4th diode D4, one end of CAO pin and the 11 resistance R 11, a common IO mouth of FPGA module is connected, the other end of CA-pin and the 11 resistance R 11, the other end of the 12 resistance R 12 connects, one end of CA+ pin and the 14 resistance R 14, the other end of the 13 resistance R 13, the COM pin of integrated drive chips U1, the source electrode of the second metal-oxide-semiconductor Q2, the source electrode of the 4th metal-oxide-semiconductor Q4, the source electrode of the 6th metal-oxide-semiconductor Q6 connects, the negative pole of VB1 pin and the first diode D1, one end of the first polarity free capacitor C1 connects, and HO1 pin is connected with one end of the 15 resistance R 15, the other end of VS1 and the first polarity free capacitor C1, the source electrode of the first metal-oxide-semiconductor Q1, the drain electrode of the second metal-oxide-semiconductor Q2, 1 pin of eight pin connector P1 connects, the negative pole of VB2 pin and the second diode D2, one end of the second polarity free capacitor C2 connects, and HO2 pin is connected with one end of the 16 resistance R 16, the other end of VS2 and the second polarity free capacitor C2, the source electrode of the 3rd metal-oxide-semiconductor Q3, the drain electrode of the 4th metal-oxide-semiconductor Q4, 2 pin of eight pin connector P1 connect, the negative pole of VB3 pin and the 3rd diode D3, one end of the 3rd polarity free capacitor C3 connects, and HO3 pin is connected with one end of the 17 resistance R 17, the other end of VS3 and the 3rd polarity free capacitor C3, the source electrode of the 5th metal-oxide-semiconductor Q5, the drain electrode of the 6th metal-oxide-semiconductor Q6, 3 pin P1 of eight pin connectors connect, and LO1 pin is connected with one end of the 18 resistance R 18, and LO2 pin is connected with one end of the 19 resistance R 19, and LO3 pin is connected with one end of the 20 resistance R 20, the other end of the other end of the other end of the other end of the other end of the other end of the first resistance R 1, the second resistance R 2, the 3rd resistance R 3, the 4th resistance R 4, the 5th resistance R 5, the 6th resistance R 6 is connected with six common IO mouths of FPGA module respectively, the other end of the other end of the other end of the 7th resistance R 7, the 8th resistance R 8, the 9th resistance R 9 is connected with three common IO mouths of FPGA module respectively, the other end of the 14 resistance R 14 is connected with the negative pole of the 4th diode D4, the other end welding system power supply+5V of the tenth resistance R 10, the positive pole of the first diode D1 is connected with the positive pole of the second diode D2, the positive pole of the 3rd diode D3 and welding system power supply+5V, the other end of the 15 resistance R 15 is connected with the grid of the first metal-oxide-semiconductor Q1, the other end of the 16 resistance R 16 is connected with the grid of the 3rd metal-oxide-semiconductor Q3, the other end of the 17 resistance R 17 is connected with the grid of the 5th metal-oxide-semiconductor Q5, the other end of the 18 resistance R 18 is connected with the grid of the second metal-oxide-semiconductor Q2, the other end of the 19 resistance R 19 is connected with the grid of the 4th metal-oxide-semiconductor Q4, the other end of the 20 resistance R 20 is connected with the grid of the 6th metal-oxide-semiconductor Q6, the drain electrode of the first metal-oxide-semiconductor Q1 is connected with the drain electrode of the 3rd metal-oxide-semiconductor Q3, the drain electrode of the 5th metal-oxide-semiconductor Q5 and welding system power supply+24V, 4 pin of eight pin connector P1 are connected with one end of the 21 resistance R 21, and 5 pin are connected with one end of the 22 resistance R 22, and 6 pin are connected with one end of the 23 resistance R 23,7 pin welding system power supply+5V, 8 pin welding system power supply ground GND, the other end of the 21 resistance R 21 is connected with one end of the 4th polarity free capacitor C4, a common IO of FPGA module, the other end of the 22 resistance R 22 is connected with one end of the 5th polarity free capacitor C5, a common IO of FPGA module, the other end of the 23 resistance R 23 is connected with one end of the 6th polarity free capacitor C6, a common IO of FPGA module, the other end of the 4th polarity free capacitor C4 is connected with the other end of the 5th polarity free capacitor C5, the other end of the 6th polarity free capacitor C6 and welding system power supply ground GND,
As shown in Figure 3, described CAN drive circuit, comprises that four polarity free capacitors, a resistance, DC/DC power isolation module U2, an a slice carry CAN transceiver U3, a slice CAN bus esd protection diode U4 and four pin connector P2 of isolation;
The VIN pin of DC/DC power isolation module U2 is connected with one end of one end of the 7th polarity free capacitor C7, the 8th polarity free capacitor C8 and welding system power supply+5V, GND pin is connected with the other end of the 7th polarity free capacitor C7, the other end of the 8th polarity free capacitor C8 and welding system power supply ground GND, + VO pin is with one end of the 9th polarity free capacitor C9, one end of the tenth polarity free capacitor C10 is connected and as the output of insulating power supply CAN_5V, and OV pin is connected with the other end of the 9th polarity free capacitor C9, the other end of the tenth polarity free capacitor C10 and meets CAN_GND isolator; Carry power input VCC1 pin welding system power supply+5V of the CAN transceiver U3 of isolation, power input VCC2 pin meets insulating power supply CAN_5V, power supply ground GND1 pin welding system power supply ground GND, power supply ground GND2 pin meets CAN_GND isolator, RXD pin connects the CAN_RX pin of MCU module, TXD pin connects the CAN_TX pin of MCU module, CANH pin is connected with 3 pin of four pin insert P2 with one end of the 24 resistance R 24,1 pin of four pin insert P2, and CANL pin is connected with 4 pin of four pin insert P2 with the other end of the 24 resistance R 24,2 pin of four pin insert P2; The public termination of CAN bus esd protection diode U4 is CAN_GND isolator, and two ends are connected with CANL pin with the CANH pin that carries the CAN transceiver U3 of isolation respectively in addition.
The course of work: the 8 road brushless direct current motor drive circuit groundwork flow processs based on MCU and FPGA are as follows, MCU module is received the instruction that host computer sends and is converted to respective settings parameter information by CAN communication module and is stored in internal memory, and according to the setup parameter information of receiving and by FSMC bus from the read back speed of Mou road brshless DC motor of FPGA, the PID that completes corresponding motor regulates, finally by FSMC bus and FPGA module, communicate, utilize FPGA to control the independent control that motor-drive circuit is realized each road brshless DC motor.Wherein FPGA module mainly completes the generation of filtering, sampling and the adjustable PWM ripple of 8 road brshless DC motor hall signals, be exactly that motor false alarm, overcurrent are reported to the police, are forced shutdown and the function such as wrong removings in addition, and then realized the stable work of 8 road brshless DC motors independence.

Claims (1)

1. the 8 road brushless direct current motor drive circuits based on MCU and FPGA, comprise by CAN drive circuit, MCU module, FPGA module and 8 road brushless direct current motor drive circuits;
It is characterized in that: described CAN telecommunication circuit is connected with the CAN bus interface of MCU module by CAN bus interface, MCU module is connected with the common IO mouth of FPGA module by FSMC bus interface, and FPGA module is connected by the control mouth of common IO mouth difference Yu Ba road brushless direct current motor drive circuit; Each road brushless direct current motor drive circuit structure is identical;
Described Yi road brushless direct current motor drive circuit, comprises 23 resistance, six polarity free capacitors, four diodes, four metal-oxide-semiconductors, a slice integrated drive chips U1 and eight pin connector P1;
VCC pin welding system power supply+5V of integrated drive chips U1, VSS pin is connected with the 12 one end of resistance R 12, one end of the 13 resistance R 13 and welding system power supply ground GND, pin is connected with one end of the first resistance R 1, pin is connected with one end of the second resistance R 2, pin is connected with one end of the 3rd resistance R 3, pin is connected with one end of the 4th resistance R 4, pin is connected with one end of the 5th resistance R 5, pin is connected with one end of the 6th resistance R 6, pin is connected with one end of the 7th resistance R 7, one end of the tenth resistance R 10, pin is connected with one end of the 8th resistance R 8, and SD pin is connected with one end of the 9th resistance R 9, and ITRIP pin is connected with the negative pole of the 4th diode D4, one end of CAO pin and the 11 resistance R 11, a common IO mouth of FPGA module is connected, the other end of CA-pin and the 11 resistance R 11, the other end of the 12 resistance R 12 connects, one end of CA+ pin and the 14 resistance R 14, the other end of the 13 resistance R 13, the COM pin of integrated drive chips U1, the source electrode of the second metal-oxide-semiconductor Q2, the source electrode of the 4th metal-oxide-semiconductor Q4, the source electrode of the 6th metal-oxide-semiconductor Q6 connects, the negative pole of VB1 pin and the first diode D1, one end of the first polarity free capacitor C1 connects, and HO1 pin is connected with one end of the 15 resistance R 15, the other end of VS1 and the first polarity free capacitor C1, the source electrode of the first metal-oxide-semiconductor Q1, the drain electrode of the second metal-oxide-semiconductor Q2, 1 pin of eight pin connector P1 connects, the negative pole of VB2 pin and the second diode D2, one end of the second polarity free capacitor C2 connects, and HO2 pin is connected with one end of the 16 resistance R 16, the other end of VS2 and the second polarity free capacitor C2, the source electrode of the 3rd metal-oxide-semiconductor Q3, the drain electrode of the 4th metal-oxide-semiconductor Q4, 2 pin of eight pin connector P1 connect, the negative pole of VB3 pin and the 3rd diode D3, one end of the 3rd polarity free capacitor C3 connects, and HO3 pin is connected with one end of the 17 resistance R 17, the other end of VS3 and the 3rd polarity free capacitor C3, the source electrode of the 5th metal-oxide-semiconductor Q5, the drain electrode of the 6th metal-oxide-semiconductor Q6, 3 pin P1 of eight pin connectors connect, and LO1 pin is connected with one end of the 18 resistance R 18, and LO2 pin is connected with one end of the 19 resistance R 19, and LO3 pin is connected with one end of the 20 resistance R 20, the other end of the other end of the other end of the other end of the other end of the other end of the first resistance R 1, the second resistance R 2, the 3rd resistance R 3, the 4th resistance R 4, the 5th resistance R 5, the 6th resistance R 6 is connected with six common IO mouths of FPGA module respectively, the other end of the other end of the other end of the 7th resistance R 7, the 8th resistance R 8, the 9th resistance R 9 is connected with three common IO mouths of FPGA module respectively, the other end of the 14 resistance R 14 is connected with the negative pole of the 4th diode D4, the other end welding system power supply+5V of the tenth resistance R 10, the positive pole of the first diode D1 is connected with the positive pole of the second diode D2, the positive pole of the 3rd diode D3 and welding system power supply+5V, the other end of the 15 resistance R 15 is connected with the grid of the first metal-oxide-semiconductor Q1, the other end of the 16 resistance R 16 is connected with the grid of the 3rd metal-oxide-semiconductor Q3, the other end of the 17 resistance R 17 is connected with the grid of the 5th metal-oxide-semiconductor Q5, the other end of the 18 resistance R 18 is connected with the grid of the second metal-oxide-semiconductor Q2, the other end of the 19 resistance R 19 is connected with the grid of the 4th metal-oxide-semiconductor Q4, the other end of the 20 resistance R 20 is connected with the grid of the 6th metal-oxide-semiconductor Q6, the drain electrode of the first metal-oxide-semiconductor Q1 is connected with the drain electrode of the 3rd metal-oxide-semiconductor Q3, the drain electrode of the 5th metal-oxide-semiconductor Q5 and welding system power supply+24V, 4 pin of eight pin connector P1 are connected with one end of the 21 resistance R 21, and 5 pin are connected with one end of the 22 resistance R 22, and 6 pin are connected with one end of the 23 resistance R 23,7 pin welding system power supply+5V, 8 pin welding system power supply ground GND, the other end of the 21 resistance R 21 is connected with one end of the 4th polarity free capacitor C4, a common IO of FPGA module, the other end of the 22 resistance R 22 is connected with one end of the 5th polarity free capacitor C5, a common IO of FPGA module, the other end of the 23 resistance R 23 is connected with one end of the 6th polarity free capacitor C6, a common IO of FPGA module, the other end of the 4th polarity free capacitor C4 is connected with the other end of the 5th polarity free capacitor C5, the other end of the 6th polarity free capacitor C6 and welding system power supply ground GND,
Described CAN drive circuit, comprises that four polarity free capacitors, a resistance, DC/DC power isolation module U2, an a slice carry CAN transceiver U3, a slice CAN bus esd protection diode U4 and four pin connector P2 of isolation;
The VIN pin of DC/DC power isolation module U2 is connected with one end of one end of the 7th polarity free capacitor C7, the 8th polarity free capacitor C8 and welding system power supply+5V, GND pin is connected with the other end of the 7th polarity free capacitor C7, the other end of the 8th polarity free capacitor C8 and welding system power supply ground GND, + VO pin is with one end of the 9th polarity free capacitor C9, one end of the tenth polarity free capacitor C10 is connected and as the output of insulating power supply CAN_5V, and OV pin is connected with the other end of the 9th polarity free capacitor C9, the other end of the tenth polarity free capacitor C10 and meets CAN_GND isolator; Carry power input VCC1 pin welding system power supply+5V of the CAN transceiver U3 of isolation, power input VCC2 pin meets insulating power supply CAN_5V, power supply ground GND1 pin welding system power supply ground GND, power supply ground GND2 pin meets CAN_GND isolator, RXD pin connects the CAN_RX pin of MCU module, TXD pin connects the CAN_TX pin of MCU module, CANH pin is connected with 3 pin of four pin insert P2 with one end of the 24 resistance R 24,1 pin of four pin insert P2, and CANL pin is connected with 4 pin of four pin insert P2 with the other end of the 24 resistance R 24,2 pin of four pin insert P2; The public termination of CAN bus esd protection diode U4 is CAN_GND isolator, and two ends are connected with CANL pin with the CANH pin that carries the CAN transceiver U3 of isolation respectively in addition.
CN201420289513.4U 2014-05-30 2014-05-30 The 8 road brushless direct current motor drive circuits based on MCU and FPGA Withdrawn - After Issue CN203933478U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201420289513.4U CN203933478U (en) 2014-05-30 2014-05-30 The 8 road brushless direct current motor drive circuits based on MCU and FPGA

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201420289513.4U CN203933478U (en) 2014-05-30 2014-05-30 The 8 road brushless direct current motor drive circuits based on MCU and FPGA

Publications (1)

Publication Number Publication Date
CN203933478U true CN203933478U (en) 2014-11-05

Family

ID=51829230

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201420289513.4U Withdrawn - After Issue CN203933478U (en) 2014-05-30 2014-05-30 The 8 road brushless direct current motor drive circuits based on MCU and FPGA

Country Status (1)

Country Link
CN (1) CN203933478U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104038119A (en) * 2014-05-30 2014-09-10 杭州电子科技大学 8-way brush-less direct current motor drive circuit based on MCU and FPGA
CN106921316A (en) * 2015-12-28 2017-07-04 航天信息股份有限公司 A kind of DC electric machine drive apparatus and system
CN107401723A (en) * 2017-08-23 2017-11-28 郑州大学 A kind of energy-efficient optical road lamp

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104038119A (en) * 2014-05-30 2014-09-10 杭州电子科技大学 8-way brush-less direct current motor drive circuit based on MCU and FPGA
CN104038119B (en) * 2014-05-30 2017-04-12 杭州电子科技大学 8-way brush-less direct current motor drive circuit based on MCU and FPGA
CN106921316A (en) * 2015-12-28 2017-07-04 航天信息股份有限公司 A kind of DC electric machine drive apparatus and system
CN107401723A (en) * 2017-08-23 2017-11-28 郑州大学 A kind of energy-efficient optical road lamp

Similar Documents

Publication Publication Date Title
CN203933478U (en) The 8 road brushless direct current motor drive circuits based on MCU and FPGA
CN103481774B (en) Radial parallel formula multi-motor driving device
CN201842920U (en) Bus-based motor coordination motion control device of two-for-one twister
CN102634891B (en) Automatic control device for doffer
CN104038119A (en) 8-way brush-less direct current motor drive circuit based on MCU and FPGA
CN204613716U (en) A kind of interface module of multi-motor driving centralized control system
CN206865323U (en) A kind of coil winding machine
CN104032422B (en) Frame list ingot control system based on FPGA and method
CN106477390A (en) A kind of horizontal fixed length type coil winding machine
CN102899748B (en) Yarn manufacturing equipment runs single ingot control method
CN203487295U (en) Coordination synchronous control system used for coarse spinner
CN202202052U (en) Five-axis linkage synchronous transmission mechanism of roving frame
CN203376631U (en) Spinning control system for spinning machine
CN104300870A (en) Linear motor driver
CN203360673U (en) Combined spinning line-making sample weaving machine
CN203554340U (en) Ethernet-based linear magnetic axis motor driver
CN201634271U (en) Multi-winding roller silk doubling machine
CN204045278U (en) Novel transposed wire production line
CN206666728U (en) A kind of double-deck chemical fiber double-twister centralized control system
CN203306831U (en) Data cable sheath take-up machine
CN204058715U (en) A kind of fine spining machine being convenient to observation Yarn break
CN203440637U (en) Light-controlled bobbin winder
CN206653626U (en) A kind of plastic-wire drawing machine
CN203830325U (en) Dust removal mechanism of COB (Chip On Board) wiping machine
CN203786537U (en) Electric control system used for three-strand cord-thread straight twisting machine and synchronizer

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
AV01 Patent right actively abandoned
AV01 Patent right actively abandoned
AV01 Patent right actively abandoned

Granted publication date: 20141105

Effective date of abandoning: 20170412

AV01 Patent right actively abandoned

Granted publication date: 20141105

Effective date of abandoning: 20170412