CN203850299U - Flexible display substrate and flexible display apparatus - Google Patents
Flexible display substrate and flexible display apparatus Download PDFInfo
- Publication number
- CN203850299U CN203850299U CN201420271931.0U CN201420271931U CN203850299U CN 203850299 U CN203850299 U CN 203850299U CN 201420271931 U CN201420271931 U CN 201420271931U CN 203850299 U CN203850299 U CN 203850299U
- Authority
- CN
- China
- Prior art keywords
- grid
- flexible display
- layer
- electrode
- flexible
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The utility model relates to the display technical field and provides a flexible display substrate and a flexible display apparatus which can alleviate the influence of a flexible substrate on TFT performance during deforming and peeling processes. The flexible display substrate comprises the flexible substrate. The flexible display substrate further comprises a grid metal layer, an insulating layer, a semiconductor active layer, a source drain metal layer, and at least one electrode layer all arranged on the flexible substrate. The grid metal layer comprises a grid electrode and a grid line. The grid electrode and the grid line are arranged in a spaced way. The flexible display substrate further comprises a conductive connecting structure. The conductive connecting structure is respectively electrically connected with the grid electrode and the grid line. The utility model relates to the flexible display substrate used for alleviating the influence of the flexible substrate on TFT performance during deforming and peeling processes and the manufacturing of the flexible display substrate.
Description
Technical field
The utility model relates to Display Technique field, relates in particular to a kind of flexible display substrates and flexible display apparatus.
Background technology
Flexible display technologies had had development at full speed in recent years, drove thus flexible display all to obtain very much progress from the size of screen to the quality showing.Be no matter to be on the verge of the cathode ray tube (Cathode Ray Tube is called for short CRT) that disappears, the still liquid crystal display of main flow (Liquid Crystal Display is called for short LCD) now, all belongs to traditional rigid display in essence.Compared with traditional rigid display, flexible display has plurality of advantages, and for example shock-resistant, shock resistance is strong, lightweight, and volume is little, carries convenient etc.
At present, flexible display mainly can be divided into three kinds: Electronic Paper (flexible electrophoretic display), flexible organic electro-luminescence diode (Organic Light-Emitting Diode is called for short OLED) and flexible LCD.Its preparation method generally comprises: on bearing substrate, forms flexible substrates, in flexible substrates, forms thin-film transistor (Thin Film Transistor is called for short TFT), and corresponding electrode layer, then bearing substrate and flexible substrates are peeled off.
But because the thermal coefficient of expansion of flexible substrates is higher, the deformation of generation is larger, can causes like this effect of stress producing in thin-film transistor, thereby the performance of thin-film transistor is exerted an influence.On this basis, in the time that flexible substrates and bearing substrate are peeled off, flexible substrates shrinkage degree is higher, also the easily impact of aggravation on TFT performance.
Utility model content
Embodiment of the present utility model provides a kind of flexible display substrates and flexible display apparatus, can reduce flexible substrates impact on TFT performance in deformation and stripping process.
For achieving the above object, embodiment of the present utility model adopts following technical scheme:
On the one hand, provide a kind of flexible display substrates, comprising: flexible substrates, be arranged on grid metal level in described flexible substrates, gate insulation layer, semiconductor active layer, source and leak metal level and one deck electrode layer at least;
Described grid metal level comprises grid, grid line, and disconnects between described grid and described grid line; Described flexible display substrates also comprises conduction connecting structure, and described conduction connecting structure is electrically connected with described grid and described grid line respectively.
Preferably, described gate insulation layer comprises the first insulating pattern that covers described grid line and the second insulating pattern that covers described grid, and described the first insulating pattern and described the second insulating pattern disconnect.
Further preferred, described source is leaked metal level and is comprised source electrode and drain electrode, and described conduction connecting structure and described source electrode and drain electrode arrange with layer, and described conduction connecting structure is connected with described grid and grid line respectively by via hole.
Based on foregoing description, optional, described electrode layer comprises anode and negative electrode; Described flexible display substrates also comprises the organic material functional layer being arranged between described anode and described negative electrode.
Optionally, described electrode layer comprises pixel electrode.
On the other hand, provide a kind of flexible display apparatus, comprise above-mentioned flexible display substrates.
The utility model embodiment provides a kind of flexible display substrates and flexible display apparatus, and this flexible display substrates comprises: flexible substrates, be arranged on grid metal level in described flexible substrates, gate insulation layer, semiconductor active layer, source and leak metal level and one deck electrode layer at least; Wherein, described grid metal level comprises grid, grid line, and disconnects between described grid and described grid line; Described flexible display substrates also comprises conduction connecting structure, and described conduction connecting structure is electrically connected with described grid and described grid line respectively.
Due to all patternings of semiconductor active layer, source electrode and the drain electrode of thin-film transistor, its Area comparison is little, therefore, in the time that flexible substrates is peeled off in deformation and with bearing substrate, all smaller on above-mentioned patterned layer impact; On this basis, in the time that flexible substrates is peeled off in deformation and with bearing substrate, prior art can make grid line generation deformation and cause ensuing deformation with the direct-connected grid of grid line relatively, thereby cause the impact of the gate insulation layer on thin-film transistor, the utility model embodiment is by disconnecting setting by the grid of described grid metal level and grid line, can avoid grid line generation deformation time, on the even impact of the gate insulation layer of thin-film transistor of grid, thereby reduce the impact on thin-film transistor performance, improve the reliability of thin-film transistor.
Brief description of the drawings
In order to be illustrated more clearly in the utility model embodiment or technical scheme of the prior art, to the accompanying drawing of required use in embodiment or description of the Prior Art be briefly described below, apparently, accompanying drawing in the following describes is only embodiment more of the present utility model, for those of ordinary skill in the art, do not paying under the prerequisite of creative work, can also obtain according to these accompanying drawings other accompanying drawing.
The schematic top plan view one of a kind of flexible display substrates that Fig. 1 provides for the utility model embodiment;
Fig. 2 is that the AA of the flexible display substrates shown in Fig. 1 is to cross-sectional schematic one;
Fig. 3 is that the AA of the flexible display substrates shown in Fig. 1 is to cross-sectional schematic two;
The schematic top plan view two of a kind of flexible display substrates that Fig. 4 provides for the utility model embodiment;
Fig. 5 is that the AA of the flexible display substrates shown in Fig. 4 is to cross-sectional schematic one;
The schematic top plan view three of a kind of flexible display substrates that Fig. 6 provides for the utility model embodiment;
The structural representation of a kind of flexible display substrates that comprises etching barrier layer that Fig. 7 provides for the utility model embodiment;
The structural representation of a kind of flexible display substrates that comprises the first resilient coating and the second resilient coating that Fig. 8 provides for the utility model embodiment;
The preparation method's of a kind of flexible display substrates that Fig. 9 provides for the utility model embodiment schematic flow sheet;
The process schematic diagram that forms flexible substrates on bearing substrate that Figure 10 provides for the utility model embodiment;
Figure 11 and Figure 12 form grid metal level, insulating barrier, semiconductor active layer, source to leak metal level and the process schematic diagram of one deck electrode layer at least on Figure 10 basis;
Figure 13 is on Figure 12 basis and above metal-oxide semiconductor (MOS) active layer, forms the process schematic diagram of etching barrier layer;
Figure 14 is on Figure 13 basis and forms the process schematic diagram of the first resilient coating and the second resilient coating in flexible substrates upper and lower surface.
Reference numeral:
01-flexible display substrates; 10-flexible substrates; 201-grid; 202-grid line; 30-insulating barrier; 301-the first insulating pattern; 302-the second insulating pattern; 40-(metal oxide) semiconductor active layer; 501-source electrode; 502-drain electrode; 503-data wire; 504-conductive pattern; 601-pixel electrode; 602-public electrode; 603-anode; 604-negative electrode; 605-organic material functional layer; 70-etching barrier layer; 801-the first resilient coating; 802-the second resilient coating; 90-bearing substrate.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, the technical scheme in the utility model embodiment is clearly and completely described, obviously, described embodiment is only the utility model part embodiment, instead of whole embodiment.Based on the embodiment in the utility model, those of ordinary skill in the art are not making the every other embodiment obtaining under creative work prerequisite, all belong to the scope of the utility model protection.
The utility model embodiment provides a kind of flexible display substrates 01, as shown in Figures 1 to 5, this flexible display substrates 01 comprises: flexible substrates 10, be arranged on grid metal level in described flexible substrates 10, gate insulation layer 30 (not identifying in Fig. 1 and Fig. 4), semiconductor active layer 40, source and leak metal level and one deck electrode layer at least.
Wherein, described grid metal level comprises grid 201, grid line 202, and disconnects between described grid 201 and described grid line 202; In the case, described flexible display substrates 01 also comprises conduction connecting structure 504, and described conduction connecting structure 504 is electrically connected with described grid 201 and described grid line 202 respectively.
Metal level is leaked in described source can comprise source electrode 501, drain electrode 502 and data wire 503.
Described grid 201, gate insulation layer 30, semiconductor active layer 40, source electrode 501 and drain electrode 502 form thin-film transistor.Wherein, the gate insulation layer 30 in thin-film transistor only refers to the part of the gate insulation layer 30 that is positioned at TFT regions.
The material of described flexible substrates 10 can be at least one in polyimides, Merlon, polyacrylate, Polyetherimide, polyether sulfone, PETG and PEN.
For described at least one deck electrode layer, shown in Fig. 2, when described flexible display substrates is liquid crystal display (Liquid Crystal Display, be called for short LCD) array base palte time, described at least one deck electrode layer comprises pixel electrode 601, and described pixel electrode 601 is electrically connected with described drain electrode 502.Certainly, described at least one deck electrode layer can also comprise public electrode 602; In the case, for copline switch type (In-Plane Switch, be called for short IPS) array base palte, described pixel electrode 601 and described public electrode 602 every setting, and are strip shaped electric poles with interlayer; For a senior super dimension conversion hysteria (Advanced-super Dimensional Switching, be called for short ADS) array base palte, shown in figure 3, described pixel electrode 601 and the 602 different layers settings of described public electrode, be wherein strip shaped electric poles at upper electrode, under electrode be plate electrode.
Shown in figure 4 to Fig. 5, when described flexible display substrates is organic electroluminescent LED (Organic Light-Emitting Diode, be called for short OLED) time, described at least one deck electrode layer comprises anode 603 and negative electrode 604 (not identifying in Fig. 4).
In the case, described flexible display substrates 01 also comprises the organic material functional layer 605 (not identifying in Fig. 4) being arranged between described anode 603 and described negative electrode 604.Organic material functional layer 605 at least comprises electron transfer layer, luminescent layer and hole transmission layer, inject the efficiency of luminescent layer in order to improve electronics and hole, preferably, described organic material functional layer can also comprise the electron injecting layer being arranged between described negative electrode 604 and described electron transfer layer, and hole injection layer between described anode 603 and described hole transmission layer.Here due to the particularity of organic material functional layer 605 materials, on described flexible display substrates 01, also must be formed for encapsulating the encapsulated layer of organic material, to form flexible display apparatus; Described encapsulated layer can be flexible encapsulating substrate, can be also thin film, in this no limit.
Based on this, in the time applying operating voltage to described anode 603 and described negative electrode 604, the electronics in the hole in anode 603 and negative electrode 604 is all injected in described luminescent layer; Hole and electronics meet in described luminescent layer, and the two is combined with each other and forms electron-hole pair and give off energy; This energy sends with the form of light, is shown as the light of different colours, and penetrates uniformly from the both sides of described organic material functional layer 605 through the different light emitting molecules in described luminescent layer.
Wherein, comprise two thin-film transistors at Fig. 4, a thin-film transistor is called switching thin-film transistor, and another thin-film transistor is called driving thin-film transistor; The grid 201 of described switching thin-film transistor is electrically connected by described conduction connecting structure 504 with grid line 202, the source electrode 501 of described switching thin-film transistor is electrically connected with data wire 503, the drain electrode 502 of described switching thin-film transistor is electrically connected with the grid 201 that drives thin-film transistor, the source electrode 501 of described driving thin-film transistor is electrically connected with data wire 503, and the drain electrode 502 of described driving thin-film transistor is electrically connected with anode 603.
What certainly, be electrically connected with the drain electrode 502 of described driving thin-film transistor can be also negative electrode 604.In addition, in the utility model embodiment, be also not limited to above-mentioned two thin-film transistors connection and, can be also other types, do not limit at this.
It should be noted that, first, those skilled in the art will be appreciated that, because grid 201 and the grid line 202 of grid metal level disconnect, so for be electrically connected grid 201 and grid line 202 conduction connecting structure 504 certainly will with described grid 201 and grid line 202 different layers, otherwise in the time forming grid 201 and grid line 202, the two is connected by existing.
Wherein, described conduction connecting structure 504 can be positioned at described grid metal level below, also can be positioned at described grid metal level top, certainly consider the number of times of composition technique, it also can form together with other electrodes, does not limit, specifically according to actual conditions setting at this.
In addition, because described conduction connecting structure 504 is electrically connected with grid 201 and grid line 202, no matter conduction connecting structure 504 whether with other electrodes with layer, all can not make described conduction connecting structure 504 be electrically connected with it.
The second, the concrete shape of described conduction connecting structure 504 is not limited, can connect described grid 201 and described grid line 202, be not electrically connected and be as the criterion with other electrodes again.
In addition, described conduction connecting structure 504 and the connected mode of described grid 201 and described grid line 202 are not limited, its connected mode is for example for to connect by via hole.
The 3rd, described thin-film transistor can be amorphous silicon type thin-film transistor or low temperature polycrystalline silicon type thin-film transistor or metal oxide type thin-film transistor or organic substance type thin-film transistor etc., does not limit at this.
In addition, described thin-film transistor can be bottom gate type, can be also top gate type.
The 4th, in the situation that described flexible display substrates is OLED, the material of described anode 603 and negative electrode 604 is not limited.That is: according to the difference of the material of described anode 603 and described negative electrode 604, can be divided into one side light emitting-type flexible display substrates and dual-side luminescent type flexible display substrates; Wherein, in the time that the material of one of them electrode in described anode 603 and described negative electrode 604 is opaque material, described flexible display substrates is one side light emitting-type; In the time that the material of described anode 603 and described negative electrode 604 is transparent material, described flexible display substrates is dual-side luminescent type.
For one side light emitting-type flexible display substrates, according to the difference of the material of described anode 603 and described negative electrode 604, can be divided into again light emitting-type and lower light emitting-type.Concrete, when described anode 603 arranges near described flexible substrates 10, described negative electrode 604 arranges away from institute's flexible substrates 10, and the material of described anode 603 is transparent conductive material, when the material of described negative electrode 604 is opaque electric conducting material, because light is from anode 603, again through flexible substrates 10 1 side outgoing, therefore, can be called lower light emitting-type; When the material of described anode 603 is opaque electric conducting material, when the material of described negative electrode 604 is transparent or semitransparent electric conducting material, due to light from negative electrode 604, again through and the encapsulated layer outgoing that is oppositely arranged of flexible substrates 10, therefore, can be called light emitting-type.
The 5th, the accompanying drawing of all embodiment of the utility model all schematically shows the patterned layer relevant with inventive point, for not illustrating or only show part with the irrelevant patterned layer of inventive point.
The utility model embodiment provides a kind of flexible display substrates 01, comprising: flexible substrates 10, be arranged on grid metal level in described flexible substrates 10, gate insulation layer 30, semiconductor active layer 40, source and leak metal level and one deck electrode layer at least.Wherein, described grid metal level comprises grid 201, grid line 202, and disconnects between described grid 201 and described grid line 202; Described flexible display substrates 01 also comprises conduction connecting structure 504, and described conduction connecting structure 504 is electrically connected with described grid 201 and described grid line 202 respectively.
Due to all patternings of the semiconductor active layer 40 of thin-film transistor, source electrode 501 and drain electrode 502, its Area comparison is little, therefore, in the time that flexible substrates 10 is peeled off in deformation and with bearing substrate, all smaller on above-mentioned patterned layer impact, on this basis, in the time that flexible substrates 10 is peeled off in deformation and with bearing substrate, prior art can make grid line 202 that deformation occurs and cause ensuing deformation with the direct-connected grid 201 of grid line 202 relatively, thereby cause the impact of the gate insulation layer 30 on thin-film transistor, the utility model embodiment is by disconnecting setting by the grid of described grid metal level 201 and grid line 202, can avoid grid line 202 that deformation occurs time, on the even impact of the gate insulation layer 30 of thin-film transistor of grid 201, thereby reduce the impact on thin-film transistor performance, improve the reliability of thin-film transistor.
Preferably, described conduction connecting structure 504 arranges with layer with described source electrode 501 and described drain electrode 502, and in the case, preferred described conduction connecting structure 504 is connected with described grid 201 and grid line 202 respectively by via hole.
Like this, can be by described conduction connecting structure 504 by described grid 201 and 202 conductings of described grid line, play the effect of the described grid 201 of electrical connection and described grid line 202, also can avoid the increase of composition technique number of times.
Here, be positioned at layer described source electrode 501, described drain electrode 502 and data wire 503 all with described conduction connecting structure 504 noncontacts.
Preferably, as shown in Figure 6, described gate insulation layer 30 comprises the first insulating pattern 301 that covers described grid line 202 and the second insulating pattern 302 that covers described grid 201, and described the first insulating pattern 301 disconnects with described the second insulating pattern 302.
Example, shown in figure 6, described the first insulating pattern 301 is for example only arranged on the intersection region of described grid line 202 and described data wire 503; Described the second insulating pattern 302 is only arranged on the TFT regions that covers described grid 201.
Relatively in prior art, be laid in the gate insulation layer on the substrate that is formed with grid 201 and grid line 202, in the utility model embodiment, by by described gate insulation layer 30 patternings, the impact of the gate insulation layer on thin-film transistor when can reducing flexible substrates 10 deformation and peeling off with bearing substrate, thereby can further reduce the impact on thin-film transistor performance, improve the reliability of thin-film transistor.
Consider that metal-oxide semiconductor (MOS) has the features such as electron mobility is high, homogeneity is good, preferred, described semiconductor active layer 40 is made as to metal-oxide semiconductor (MOS) active layer.
Wherein, the material of described metal-oxide semiconductor (MOS) active layer can be: nitrogen zinc oxide (ZnON), indium gallium zinc oxide (IGZO), indium tin zinc oxide (ITZO) or indium-zinc oxide (InZnO) or zinc tin oxide (ZnSnO) etc.
Further, in the time that metal-oxide semiconductor (MOS) active layer is arranged on the below of described source electrode 501 and drain electrode 502, while forming source-drain electrode for fear of etching, crossing of metal-oxide semiconductor (MOS) active layer carved, as shown in Figure 7, can above described metal-oxide semiconductor (MOS) active layer, form etching barrier layer 70.
Based on foregoing description, due to described flexible substrates 10 under normal circumstances, surface roughness is larger, can reduce the adhesive force of side's disposed thereon patterned layer, in the time that flexible display substrates 01 is bending, easily cause that the patterned layer being arranged on above flexible substrates 10 breaks or come off, therefore, as shown in Figure 8, be preferably at the upper surface of described flexible substrates 10 the first resilient coating 801 is set, be used for strengthening the first resilient coating 801 and described flexible substrates 10, and first resilient coating 801 and the patterned layer that is positioned at described the first resilient coating top all have stronger adhesive force, both can solve the problem of roughness, also can avoid being arranged on breaking or coming off of rete in flexible substrates 10.
On this basis, be preferably at the lower surface of described flexible substrates 10 the second resilient coating 802 is set, be that described the second resilient coating 802 is arranged between described flexible substrates 10 and bearing substrate, can and peel off with described bearing basement in described flexible substrates 10 deformation like this time, further alleviate the impact on described thin-film transistor patterned layer.
The utility model embodiment also provides a kind of flexible display apparatus, comprises above-mentioned any one flexible display substrates 01.
Described flexible display apparatus can be: any product or parts with Presentation Function such as liquid crystal panel, Electronic Paper, oled panel, mobile phone, panel computer, display, notebook computer, DPF.
The utility model embodiment also provides a kind of preparation method of flexible display substrates, and as shown in Figure 9, the method comprises the steps:
S10, as shown in figure 10 forms flexible substrates 10 on bearing substrate 90.
Described bearing substrate 90 can be glass substrate, can be also that iron plate, steel plate etc. are by the good metal substrate of thermal conductivity.
The material of described flexible substrates 10 can be at least one in polyimides, Merlon, polyacrylate, Polyetherimide, polyether sulfone, PETG and PEN.
S11, as shown in Fig. 1, Fig. 4, Fig. 6, Figure 11 and Figure 12, in described flexible substrates 10, form grid metal level, gate insulation layer 30 (not identifying in Fig. 1 and Fig. 4), semiconductor active layer 40, source and leak metal level and one deck electrode layer at least.
Wherein, described grid metal level comprises grid 201, grid line 202, and disconnects between described grid 201 and described grid line 202; Described grid 201 and described grid line 202 are electrically connected by conduction connecting structure 504.
Described source is leaked metal level and is comprised source electrode 501, drain electrode 502 and data wire 503 (all not identifying in Figure 11 and Figure 12).
Described grid 201, gate insulation layer 30, semiconductor active layer 40, source electrode 501 and drain electrode 502 form thin-film transistor.Wherein, the gate insulation layer 30 in thin-film transistor only refers to the part of the gate insulation layer 30 that is positioned at TFT regions.
As shown in figure 11, in the time of array base palte that described flexible display substrates is LCD, described at least one deck electrode layer comprises pixel electrode 601, and described pixel electrode 601 is electrically connected with described drain electrode 502.Certainly, described at least one deck electrode layer can also comprise public electrode 602 (not identifying in Figure 11).
As shown in figure 12, in the time that described flexible display substrates is OLED, described at least one deck electrode layer comprises anode 603 and negative electrode 604.
In the case, described flexible display substrates 01 also comprises the organic material functional layer 605 being formed between described anode 603 and described negative electrode 604.Described organic material functional layer 605 at least comprises electron transfer layer, luminescent layer and hole transmission layer, inject the efficiency of luminescent layer in order to improve described electronics and described hole, preferably, described organic material functional layer can also comprise the electron injecting layer being formed between described negative electrode 604 and described electron transfer layer, and hole injection layer between described anode 603 and described hole transmission layer.Here due to the particularity of organic material functional layer 605 materials, on described flexible display substrates 01, also must be formed for encapsulating the encapsulated layer of organic material; Described encapsulated layer can be flexible encapsulating substrate, can be also thin film, in this no limit.
Wherein, for a sub-pixel unit of OLED, it can comprise two thin-film transistors, and a thin-film transistor is called switching thin-film transistor, and another thin-film transistor is called driving thin-film transistor; The grid 201 of described switching thin-film transistor is electrically connected by described conduction connecting structure 504 with grid line 202, the source electrode 501 of described switching thin-film transistor is electrically connected with data wire 503, the drain electrode 502 of described switching thin-film transistor is electrically connected with the grid 201 that drives thin-film transistor, the source electrode 501 of described driving thin-film transistor is electrically connected with data wire 503, and the drain electrode 502 of described driving thin-film transistor is electrically connected with anode 603.Certainly, in the utility model embodiment, be also not limited to above-mentioned two thin-film transistors connection and, can be also other types, do not limit at this.
It should be noted that herein, first, those skilled in the art will be appreciated that, because grid 201 and the grid line 202 of grid metal level disconnect, so for be electrically connected grid 201 and grid line 202 conduction connecting structure 504 certainly will with described grid 201 and grid line 202 different layers, otherwise in the time forming grid 201 and grid line 202, the two is connected by existing.
Wherein, described conduction connecting structure 504 can be formed on described grid metal level below, also can be formed on described grid metal level top, certainly considers the number of times of composition technique, and it also can form together with other electrodes, does not limit at this.
In addition, because described conduction connecting structure 504 is electrically connected with grid 201 and grid line 202, no matter conduction connecting structure 504 whether with other electrodes with layer, all can not make described conduction connecting structure 504 be electrically connected with it.
The second, the concrete shape of described conduction connecting structure 504 is not limited, can connect described grid 201 and described grid line 202, be not electrically connected and be as the criterion with other electrodes again.
In addition, described conduction connecting structure 504 and the connected mode of described grid 201 and described grid line 202 are not limited, its connected mode is for example for to connect by via hole.
The 3rd, in the cutaway view of Figure 12, only schematically show the structural relation of one of them thin-film transistor and anode 603, negative electrode 604 and organic material functional layer 605, be only that the situation when described flexible display substrates is OLED describes.
The 4th, the material of described semiconductor active layer 40 is not limited, it can be amorphous silicon or low temperature polycrystalline silicon or metal oxide or organic substance etc., and described thin-film transistor can be amorphous silicon type thin-film transistor or low temperature polycrystalline silicon type thin-film transistor or metal oxide type thin-film transistor or organic substance type thin-film transistor etc.
In addition, the formation order of described grid 201 and gate insulation layer 30 is not limited, can be first to form grid 201, then form gate insulation layer 30, now thin-film transistor be bottom gate type; Also can be first to form gate insulation layer 30, then form grid 201, now thin-film transistor be top gate type.
S12, described bearing substrate 90 is peeled off with the flexible substrates 10 contacting with described bearing substrate, formed described flexible display substrates 01.
Here, for example, adopt laser irradiation mode, described bearing substrate 90 is peeled off with the flexible substrates 10 directly contacting with described bearing substrate.Or, in the time that bearing substrate 90 is the good metal substrate of thermal conductivity, also can adopts heating to heat described bearing substrate 90, thereby described bearing substrate 90 is peeled off with the flexible substrates 10 directly contacting with described bearing substrate.Certainly, can be also additive method, do not repeat them here.
The utility model embodiment provides a kind of preparation method of flexible display substrates, comprising: on bearing substrate 90, form flexible substrates 10; In described flexible substrates 10, form grid metal level, gate insulation layer 30, semiconductor active layer 40, source and leak metal level and one deck electrode layer at least; Described bearing substrate 90 is peeled off with the flexible substrates contacting with described bearing substrate, formed described flexible display substrates 01; Wherein, described grid metal level comprises grid 201, grid line 202, and disconnects between described grid 201 and described grid line 202; Described grid 201 and described grid line 202 are electrically connected by conduction connecting structure 504.
Due to all patternings of the semiconductor active layer 40 of thin-film transistor, source electrode 501 and drain electrode 502, its Area comparison is little, therefore, in the time that flexible substrates 10 is peeled off in deformation and with bearing substrate, all smaller on above-mentioned patterned layer impact, on this basis, in the time that flexible substrates 10 is peeled off in deformation and with bearing substrate 90, prior art can make grid line 202 that deformation occurs and cause ensuing deformation with the direct-connected grid 201 of grid line 202 relatively, thereby cause the impact of the gate insulation layer 30 on thin-film transistor, the utility model embodiment is by disconnecting setting by the grid of described grid metal level 201 and grid line 202, can avoid grid line 202 that deformation occurs time, on the even impact of the gate insulation layer 30 of thin-film transistor of grid 201, thereby reduce the impact on thin-film transistor performance, improve the reliability of thin-film transistor.
Preferably, shown in Figure 11, Figure 12, forming before described source leaks metal level, described method is also included in and on grid 201 and grid line 202, forms the via hole that exposes grid 201 and grid line 202.
In the case, preferred, described conduction connecting structure 504 and described source electrode 501, described drain electrode 502 are adopted with a composition technique and formed, described conduction connecting structure 504 is connected with described grid 201 and grid line 202 by described via hole.Wherein, described conduction connecting structure 504 and described source electrode 501, described drain electrode 502,503 noncontacts of described data wire.
Described conduction connecting structure 504 forms by a same composition technique with described source electrode 501, described drain electrode 502 data wires 503.Like this, can be by described conduction connecting structure 504 by described grid 201 and 202 conductings of described grid line, play the effect of the described grid 201 of electrical connection and described grid line 202, also can avoid the increase of composition technique number of times.
Preferably, shown in figure 6, forming described gate insulation layer 30 comprises: form the first insulating pattern 301 that covers described grid line 202 and the second insulating pattern 302 that covers described grid 201, described the first insulating pattern 301 disconnects with described the second insulating pattern 302.
Example, shown in figure 6, described the first insulating pattern 301 is for example only formed on the intersection region of described grid line 202 and described data wire 503; Described the second insulating pattern 302 is only formed on the TFT regions that covers described grid 201.
Relatively in prior art, be laid in the gate insulation layer on the substrate that is formed with grid 201 and grid line 202, in the utility model embodiment, by by described gate insulation layer 30 patternings, the impact of the gate insulation layer on thin-film transistor when can reducing flexible substrates 10 deformation and peeling off with bearing substrate, thereby can further reduce the impact on thin-film transistor performance, improve the reliability of thin-film transistor.
Consider that metal-oxide semiconductor (MOS) has the features such as electron mobility is high, homogeneity is good, preferred, described semiconductor active layer 40 is made as to metal-oxide semiconductor (MOS) active layer.
Wherein, the material of described metal-oxide semiconductor (MOS) active layer can be: nitrogen zinc oxide (ZnON), indium gallium zinc oxide (IGZO), indium tin zinc oxide (ITZO) or indium-zinc oxide (InZnO) or zinc tin oxide (ZnSnO) etc.
Further, the in the situation that of below described metal-oxide semiconductor (MOS) active layer 40 is formed on described source electrode 501 and described drain electrode 502, as shown in figure 13, described method also comprises: above described metal-oxide semiconductor (MOS) active layer 40, form etching barrier layer 70.
Based on foregoing description, due to described flexible substrates 10 under normal circumstances, surface roughness is larger, can reduce the adhesive force that forms patterned layer above it, in the time that flexible display substrates 01 is bending, easily cause that the patterned layer being formed on above flexible substrates 10 breaks or come off, therefore, as shown in figure 14, described method also comprises: form the first resilient coating 801 in described flexible substrates 10 away from described bearing substrate 90 1 side surfaces; Form the second resilient coating 802 in described flexible substrates 10 near described bearing substrate 90 1 side surfaces.
Wherein, described the first resilient coating 801 all has stronger adhesive force for the patterned layer that strengthens the first resilient coating 801 and described flexible substrates 10 and the first resilient coating 801 and be positioned at above described the first resilient coating, both can solve the problem of roughness, also can avoid being formed on breaking or coming off of rete in flexible substrates 10.Described the second resilient coating 802, in described flexible substrates 10 deformation and while peeling off with described bearing basement 90, is further alleviated the impact on described thin-film transistor patterned layer.
The above; it is only embodiment of the present utility model; but protection range of the present utility model is not limited to this; any be familiar with those skilled in the art the utility model disclose technical scope in; can expect easily changing or replacing, within all should being encompassed in protection range of the present utility model.Therefore, protection range of the present utility model should be as the criterion with the protection range of described claim.
Claims (6)
1. a flexible display substrates, is characterized in that, comprising: flexible substrates, be arranged on grid metal level in described flexible substrates, gate insulation layer, semiconductor active layer, source and leak metal level and one deck electrode layer at least;
Described grid metal level comprises grid, grid line, and disconnects between described grid and described grid line;
Described flexible display substrates also comprises conduction connecting structure, and described conduction connecting structure is electrically connected with described grid and described grid line respectively.
2. flexible display substrates according to claim 1, is characterized in that,
Described gate insulation layer comprises the first insulating pattern that covers described grid line and the second insulating pattern that covers described grid, and described the first insulating pattern and described the second insulating pattern disconnect.
3. flexible display substrates according to claim 1 and 2, it is characterized in that, described source is leaked metal level and is comprised source electrode and drain electrode, and described conduction connecting structure and described source electrode and drain electrode arrange with layer, and described conduction connecting structure is connected with described grid and grid line respectively by via hole.
4. flexible display substrates according to claim 1, is characterized in that, described electrode layer comprises anode and negative electrode;
Described flexible display substrates also comprises the organic material functional layer being arranged between described anode and described negative electrode.
5. flexible display substrates according to claim 1, is characterized in that, described electrode layer comprises pixel electrode.
6. a flexible display apparatus, is characterized in that, comprising: the flexible display substrates described in claim 1 to 5 any one.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420271931.0U CN203850299U (en) | 2014-05-26 | 2014-05-26 | Flexible display substrate and flexible display apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420271931.0U CN203850299U (en) | 2014-05-26 | 2014-05-26 | Flexible display substrate and flexible display apparatus |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203850299U true CN203850299U (en) | 2014-09-24 |
Family
ID=51563279
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420271931.0U Active CN203850299U (en) | 2014-05-26 | 2014-05-26 | Flexible display substrate and flexible display apparatus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203850299U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104022124A (en) * | 2014-05-26 | 2014-09-03 | 京东方科技集团股份有限公司 | Flexible display substrate, preparing method thereof, and flexible display device |
-
2014
- 2014-05-26 CN CN201420271931.0U patent/CN203850299U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104022124A (en) * | 2014-05-26 | 2014-09-03 | 京东方科技集团股份有限公司 | Flexible display substrate, preparing method thereof, and flexible display device |
| CN104022124B (en) * | 2014-05-26 | 2017-06-27 | 京东方科技集团股份有限公司 | A kind of flexible display substrates and preparation method thereof, flexible display apparatus |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104022123B (en) | A kind of flexible display substrates and preparation method thereof, flexible display apparatus | |
| CN104183608B (en) | TFT backplane structure and manufacturing method thereof | |
| CN103715228B (en) | Array base palte and manufacture method, display unit | |
| CN103779390B (en) | A kind of flexible display substrates and preparation method thereof | |
| CN108110033A (en) | Oled display panel and display device | |
| CN105355646A (en) | Array substrate and preparation method thereof and display device | |
| CN104091785A (en) | Manufacturing method for TFT backboard and TFT backboard structure | |
| CN103943655B (en) | A kind of OLED array and preparation method thereof, display | |
| CN202443973U (en) | Oxide semiconductor thin film transistor and display device | |
| CN103730346A (en) | Thin film transistor and manufacturing method thereof, array substrate and display device | |
| CN204270000U (en) | A kind of array base palte and display panels | |
| CN104716196A (en) | Thin film transistor and manufacturing method thereof as well as array substrate and display device | |
| CN104037129A (en) | TFT (thin film transistor) backboard manufacturing method and TFT backboard structure | |
| CN104538421A (en) | OLED display substrate and manufacturing method of OLED display substrate | |
| CN104022124A (en) | Flexible display substrate, preparing method thereof, and flexible display device | |
| CN103715203A (en) | Array substrate, manufacturing method thereof and display device | |
| CN104157610A (en) | Manufacture method of oxide semiconductor TFT substrate, and structure of the oxide semiconductor TFT substrate | |
| CN204927297U (en) | Thin film transistor and array substrate , display device | |
| CN102508385A (en) | Pixel structure, array substrate and manufacturing method thereof | |
| CN108986747A (en) | A kind of array substrate, organic electroluminescent display panel and display device | |
| CN203850299U (en) | Flexible display substrate and flexible display apparatus | |
| CN203288601U (en) | Thin film transistor pixel structure, array substrate and display device | |
| CN203983289U (en) | Thin-film transistor, array base palte and display unit | |
| CN203721731U (en) | OLED array substrate and display | |
| CN103560112B (en) | The manufacture method of thin film transistor base plate and the thin film transistor base plate with the method manufacture |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |