CN203658994U - Integrated storage management device - Google Patents
Integrated storage management device Download PDFInfo
- Publication number
- CN203658994U CN203658994U CN201420014071.2U CN201420014071U CN203658994U CN 203658994 U CN203658994 U CN 203658994U CN 201420014071 U CN201420014071 U CN 201420014071U CN 203658994 U CN203658994 U CN 203658994U
- Authority
- CN
- China
- Prior art keywords
- backup
- connectivity port
- status
- memory
- storage management
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The utility model provides an integrated storage management device, which detects and displays status of each disk storage connected into the integrated storage management device based on a storage array cabinet and implements management operation aiming at a backup storage. The integrated storage management device provided by the utility model comprises: N storage connection ports, N status indicator lamps, a backup storage connection port, a backup status indicator lamp, a level detection circuit, a status indicator lamp circuit and a backup on-off unit.
Description
Technical field
The utility model relates to network equipment field, more specifically, relates to a kind of integrated storage management apparatus.
Background technology
Along with the network device processing such as server, workstation and the data volume of handling up constantly increase, in the memory array that these equipment configure, the quantity of disk also constantly increases, and for data security, in memory array, also need to arrange the disk of carrying out Hot Spare task and the disk of regularly carrying out offline backup.In order to ensure the work of whole memory array, must check to be routinely connected to the "on" position of each magnetic disk memory in array and whether connection status is effectively normal whether have unexpected situation about disconnecting; And, also need to detect more frequently for the magnetic disk memory of carrying out backup tasks.Particularly offline backup disk, also needs to ensure to access on time and disconnect memory array.Complicated the making of memory device 26S Proteasome Structure and Function becomes increasingly loaded down with trivial details work to the management of memory array, needs equipment manager to drop into a large amount of time, and easily makes a mistake.Therefore, hope can improve existing memory array rack, makes it have the circuit module of actuating equipment management function, thereby can simplify the bookkeeping to memory array.
Utility model content
For the demand of prior art, the utility model provides a kind of integrated storage management apparatus, it is on the basis of memory array rack, state to each magnetic disk memory that accesses this integrated storage management apparatus detects and shows, and can carry out the bookkeeping for backup of memory.
Integrated storage management apparatus described in the utility model, is characterized in that, comprising:
N storer connectivity port, for being electrically connected each memory devices;
N status indicator lamp, corresponding with N described storer connectivity port respectively;
Backup of memory connectivity port, for being electrically connected the memory devices of carrying out backup;
Status of Backups pilot lamp, corresponding described backup of memory connectivity port;
Level sensitive circuit, connects N described storer connectivity port and described backup of memory connectivity port;
Status indicator lamp circuit, connects described level sensitive circuit, and connects a described N status indicator lamp and described Status of Backups pilot lamp, according to N status indicator lamp of level state control of level sensitive circuit output and the demonstration of described Status of Backups pilot lamp;
Backup switch element, connects described backup of memory connectivity port and to its connection and cut-out.
Preferably, described storer connectivity port comprises IDE structure port and SATA structure port.
Preferably, described level sensitive circuit comprises N+1 road comparator circuit.Further preferably, each the road comparator circuit in the comparator circuit of described N+1 road is made up of digital operation amplifier, latch and reference voltage source.
Preferably, a described N status indicator lamp and Status of Backups pilot lamp are LED illuminator.
The utility model has the advantages that completely and realize based on simulation circuit structure; do not need programmed control; reliability is high; can represent with the form of pilot lamp the level state of the memory devices of each access; find in time the situations such as the undesired or broken string of level, and to backup by memory device configurations special interface and instruction.
Brief description of the drawings
Below in conjunction with the drawings and specific embodiments, the utility model is described in further detail:
Fig. 1 is the one-piece construction schematic diagram of the utility model embodiment;
Fig. 2 is the level sensitive circuit structural representation of the utility model embodiment.
Embodiment
In order to make those skilled in the art person understand better the technical solution of the utility model, and above-mentioned purpose of the present utility model, feature and advantage can be become apparent more, below in conjunction with embodiment and embodiment accompanying drawing, the utility model is described in further detail.
Fig. 1 is the one-piece construction schematic diagram of the utility model embodiment.Circuit structure of the present utility model can be realized in the rack of carrying memory array, and as the part work of Memory Storage Cabinet.Referring to Fig. 1, integrated storage management apparatus comprises that storer connectivity port 1-1, storer connectivity port 1-2 amount to N connectivity port to storer connectivity port 1-N.When magnetic disk memory is inserted after rack, can magnetic disk memory be electrically connected with integrated storage management apparatus of the present utility model by above-mentioned storer connectivity port.In order to ensure the normal work of memory devices, each storer connectivity port is also by drawing the data of port and supply lines along separate routes.For with the adaptation that matches of general magnetic disk memory, and improve the versatility of this equipment,, described storer connectivity port comprises IDE structure port and SATA structure port.Backup of memory connectivity port 2, as private port, is specifically designed to electrical connection and carries out the memory devices backing up, and comprises Hot Spare storer and offline backup storer.Similar ground, also draw by shunt backup of memory connectivity port 2, but in order to facilitate the needs of offline backup, in the shunt of drawing, there is backup switch element 7, therefore in the time adopting offline backup strategy, keeper can cut off and being connected of offline backup storer by cutting off this switch element.Level sensitive circuit 3 connects N described storer connectivity port 1-1 to 1-N and described backup of memory connectivity port 2.This level sensitive circuit 3 comprises N+1 road comparator circuit, and wherein N road comparator circuit connects described storer connectivity port 1-1 to 1-N, and other 1 road comparator circuit connects backup of memory connectivity port 2.Level sensitive circuit 3 detects the level state on each port and compares with predetermined reference, produce output according to comparative result, due to port connected storage equipment and not level when connected storage equipment have obvious variation, so can judge the connection status of storer on each port by the detection of level.The structure of every road comparator circuit as shown in Figure 2, comprise: digital operation amplifier 3a, latch 3b and reference voltage source 3c, wherein Vi is inputted port level, Vref is the datum that the fiduciary level value of reference voltage source 3c while normally connecting according to magnetic disk memory exported, comparison by comparator circuit to above two level, the variation of its output level Vout has reflected the connection status of each port.N+1 road Vout signal outputs to status indicator lamp circuit 4, this status indicator lamp circuit 4 is divided into N+1 road driving circuit, each road driving circuit is all according to Vout signal separately, drives corresponding status indicator lamp 5-1, status indicator lamp 5-2 until status indicator lamp 5-N and Status of Backups pilot lamp 6 are luminous or extinguish.A described N status indicator lamp and Status of Backups pilot lamp are LED illuminator, and N status indicator lamp is corresponding with N described storer connectivity port respectively, and the corresponding described backup of memory of Status of Backups pilot lamp connectivity port.By the luminous of above-mentioned pilot lamp or extinguish, represent the connection status of storer on corresponding port.
Visible; the utility model has been realized the level state that represents the memory devices of each access with the form of pilot lamp based on simulation circuit structure; find in time the situations such as the undesired or broken string of level, and to backup by memory device configurations special interface and instruction.
The above, be only embodiment of the present utility model, and the utility model can also be applied in miscellaneous equipment; Size and quantity in more than describing are only all informative, and those skilled in the art can select suitable application size according to actual needs, and do not depart from scope of the present utility model.Protection domain of the present utility model is not limited to this, any be familiar with those skilled in the art the utility model disclose technical scope in, the variation that can expect easily or replacement, within all should being encompassed in protection domain of the present utility model.Therefore, protection domain of the present utility model should be as the criterion with the protection domain that claim was defined.
Claims (5)
1. an integrated storage management apparatus, is characterized in that, comprising:
N storer connectivity port, for being electrically connected each memory devices;
N status indicator lamp, corresponding with N described storer connectivity port respectively;
Backup of memory connectivity port, for being electrically connected the memory devices of carrying out backup;
Status of Backups pilot lamp, corresponding described backup of memory connectivity port
Level sensitive circuit, connects N described storer connectivity port and described backup of memory connectivity port;
Status indicator lamp circuit, connects described level sensitive circuit, and connects a described N status indicator lamp and described Status of Backups pilot lamp, according to N status indicator lamp of level state control of level sensitive circuit output and the demonstration of described Status of Backups pilot lamp;
Backup switch element, connects described backup of memory connectivity port and to its connection and cut-out.
2. integrated storage management apparatus according to claim 1, is characterized in that, described storer connectivity port comprises IDE structure port and SATA structure port.
3. integrated storage management apparatus according to claim 2, is characterized in that, described level sensitive circuit comprises N+1 road comparator circuit.
4. integrated storage management apparatus according to claim 3, is characterized in that, each the road comparator circuit in the comparator circuit of described N+1 road is made up of digital operation amplifier, latch and reference voltage source.
5. integrated storage management apparatus according to claim 4, is characterized in that, a described N status indicator lamp and Status of Backups pilot lamp are LED illuminator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420014071.2U CN203658994U (en) | 2014-01-09 | 2014-01-09 | Integrated storage management device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420014071.2U CN203658994U (en) | 2014-01-09 | 2014-01-09 | Integrated storage management device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203658994U true CN203658994U (en) | 2014-06-18 |
Family
ID=50925362
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420014071.2U Expired - Fee Related CN203658994U (en) | 2014-01-09 | 2014-01-09 | Integrated storage management device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203658994U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111538641A (en) * | 2020-06-23 | 2020-08-14 | 湖南兴天电子科技有限公司 | Hard disk state detection circuit of disk array |
-
2014
- 2014-01-09 CN CN201420014071.2U patent/CN203658994U/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111538641A (en) * | 2020-06-23 | 2020-08-14 | 湖南兴天电子科技有限公司 | Hard disk state detection circuit of disk array |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11816054B2 (en) | Scalable communication switch system | |
| US11687480B2 (en) | Modular unit network interface card | |
| US10198320B2 (en) | Power-loss protection | |
| CN105556416B (en) | The power-failure protecting of low power state and recovery are utilized in data storage device/system | |
| US10191525B2 (en) | Modules storing power configuration parameters | |
| CA2953838C (en) | Back-up power source apparatus in indoor unit, controlling method thereof and multi-split air conditioning system | |
| CN103092737A (en) | Computer system with solid-state hard disk rate indication function | |
| CN103605596A (en) | System and method for collaborative power management of FPGA (field programmable gata array) chip and BMC (baseboard management controller) chip used on ATCA (advanced telecom computing architecture) blade | |
| US10332600B2 (en) | Chip programming device and protecting method thereof | |
| CN104731686A (en) | Indicator control system and electronic device | |
| CN203658994U (en) | Integrated storage management device | |
| CN107870846A (en) | Fault element indicating means, equipment and system | |
| US9195620B2 (en) | Computer system having capacity indication function of serial advanced technology attachment dual in-line memory module device | |
| CN102810904B (en) | Method, master control veneer and system that after low-voltage raises, equipment state is recovered | |
| CN204008905U (en) | USB interface measurement jig | |
| CN203166465U (en) | Overvoltage protection circuit | |
| CN103995758A (en) | Method for displaying main board fault information in delayed mode | |
| CN105515786A (en) | Network card, server and pre-boot test method | |
| CN109616150A (en) | The data storage and management device and its power-off protection method of engine | |
| CN203826299U (en) | Intelligent controlling device for power-failure-inspection type low-voltage circuit breaker | |
| CN103794420B (en) | A kind of dead electricity checks formula low-voltage circuit breaker intelligent controlling device | |
| CN104133756A (en) | Fan installation detection circuit | |
| CN105550055A (en) | Disk power supply circuit protection and alarming method | |
| CN104461803A (en) | Notebook computer memory groove rapid diagnosis card | |
| CN102298951A (en) | Control device and electronic equipment comprising control device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140618 Termination date: 20210109 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |