CN203522776U - Configurable industrial Ethernet data parsing system - Google Patents
Configurable industrial Ethernet data parsing system Download PDFInfo
- Publication number
- CN203522776U CN203522776U CN201320060028.5U CN201320060028U CN203522776U CN 203522776 U CN203522776 U CN 203522776U CN 201320060028 U CN201320060028 U CN 201320060028U CN 203522776 U CN203522776 U CN 203522776U
- Authority
- CN
- China
- Prior art keywords
- data
- network
- industrial ethernet
- host computer
- fpga
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The utility model discloses a configurable industrial Ethernet data parsing system, which comprises a lower computer and a host computer. The lower computer comprises an industrial Ethernet data listener developed based on an FPGA. The host computer comprises a PC unit with a standard network card. The system is characterized in that the industrial Ethernet data listener developed based on the FPGA is provided with a plurality of Ethernet ports for data transmission. The Ethernet ports are divided into two types, wherein the Ethernet ports of one type are in charge of transmitting data to the PC host computer and the Ethernet ports of the other type are grouped in pairs. Network data flow into the system through one Ethernet port in each group and flow out of the system through the other Ethernet port in the same group. Therefore, the data packages of the multiple points in a network can be captured.
Description
Technical field
The utility model relates to a kind of configurable type Industrial Ethernet data analyzing system, be mainly used in Industrial Ethernet technical field of measurement and test, specifically refer to utilize field programmable gate array (Field-Programmable Gate Array, FPGA) developing network data monitor is caught in real time Industrial Ethernet data and is added sign, timestamp, port numbers, the information such as serial number, then by Ethernet interface, transfer data to PC host computer, the effective information that the network model that host computer generates according to the application layer device description file by each node and monitor add resolves and analyzes the multiple performance of tested Ethernet to Ethernet data.
Background technology
Industrial Ethernet be ethernet technology in the application of industrial circle, because it is in many-sided advantages such as performance, costs, now replace gradually the mainstream technology that traditional fieldbus becomes industry spot communication.Than TCP/IP or the OSI hierarchy of common Ethernet, the system of Industrial Ethernet is simplified as physical layer, data link layer, application layer three-decker, still follows IEEE802.3 standard, and guarantees real-time by several different methods.Application layer is the top of Industrial Ethernet, and main application layer protocol has CANopen, SERCOS etc. at present.Each node in Industrial Ethernet has a corresponding application layer hardware device descriptor in application layer, describes the contents such as the data transmission format of this node and transmission rule in detail.
The software function of network data based on Windows or linux system parsing is at present abundant, can resolve multiple Ethernet data information, but cannot intuitively resolve the data message of each node of network; Due to the restriction of hardware platform and operating system, the timestamp maximal accuracy of the packet that it is caught only can reach 10 μ s, and this can not meet the requirement of Industrial Ethernet to timeliness.Business Industrial Ethernet data decryptor analyzer based on PC mainly adopts the communication mode of pci interface to be connected with main frame, hardware plug is convenient not, need to coordinate specific driver to use, and analysable procotol is limited to hardware internal processes, expansion is not strong.
Utility model content
For the kind diversity of Industrial Ethernet and the feature of hard real-time, the utility model provides a kind of low cost, configurable and hardware connects a kind of configurable type Industrial Ethernet data analyzing system based on device description file easily, this system can be resolved the time that in the data message of each node in network and network, multipoint data arrives, time precision can reach ns level, and catch the load factor to the tested Industrial Ethernet of information analysis of host computer according to monitor, communication cycle, timing tracking accuracy, shake, the important performance indexes such as the error rate and packet loss.
To achieve these goals, the utility model adopts following technical scheme.
A configurable type Industrial Ethernet data analyzing system, as shown in Figure 1, comprises slave computer and host computer, and slave computer comprises the Industrial Ethernet data monitor based on FPGA exploitation, and host computer comprises the PC with standard network interface card.
The scheme of described slave computer is:
Industrial Ethernet data monitor based on FPGA exploitation has that a plurality of this network interface can be divided into two kinds for transmitting the Ethernet interface of data, and a kind of is the network interface of being responsible for to PC host computer uploading data, is called uploading data network interface; Two of another kind of network interface regulations are one group, and network data is flowed into and by another network interface, flowed out immediately by a network interface, and data are all stored, and is called monitoring network interface.Data decryptor and upload procedure are as follows, can be with reference to figure 2:
The first step, network data flows into through a network interface of sniffer, and by another network interface, is flowed back in network at once.
Second step, FPGA catches data and adds the information such as sign, timestamp, port numbers, serial number, as the important indicator of analyzing network performance.
The 3rd step, forms new Frame by the information of the network data listening to and interpolation, and re-starts CRC check calculating, through uploading data network interface, sends to PC host computer.
It is reference that Frame timestamp information be take the inner absolute time of FPGA, and FPGA internal time is that after electrifying startup, time register is usingd the accumulated value of system clock as trigger source.It is triggering signal that Frame take that ethernet frame leading character arrives the time of advent, is accurately locked the time in this moment by FPGA.This time precision varies in size according to the selected crystal oscillator frequency of hardware and difference, can realize ns class precision.
By network data monitor, controlled the frequency that sends data to host computer, this frequency decreases to adapt to host computer response speed compared with the frequency data communication of Industrial Ethernet.Host computer adopts common windows or linux system can catch and resolve whole Industrial Ethernet network packet, and analyzes its performance.
The analysis that host computer can be correlated with to the information of multipoint data in the network of catching, can obtain the performance such as data transfer delay time, synchronization accuracy, the error rate, packet loss of egress.
The scheme of described host computer is:
Host computer comprises network model maker, packet resolver and data mapper etc.Each several part cooperates mutually, forms a configurable Industrial Ethernet data analysis system.
Network model maker, can generate a kind of network model file of describing current network according to the application layer device description file of each node.
Packet resolver, has Catch the Data Pack and preserves the function reading and the function of resolving network packet, by the Data Analysis capturing from network interface, obtains the information such as network raw data and timestamp, serial number.
The Network Data Capturing function of packet resolver is used Winpcap or SharpPcap (.NET) to write, and catches and by data monitor, by network interface, is sent to the data of PC host computer network interface.The driver of Winpcap itself can record current time as the timestamp of this Frame when receiving packet, but can only reach 10us precision, can not meet the measuring accuracy requirement of Industrial Ethernet.Winpcap be one for free, open, the public framework of the packet capturing on Win32 platform and network analysis, provide abundant network packet to catch built-in function.SharpPcap is a function library of Winpcap being carried out to .NET encapsulation, is applicable to the program development of .NET environment.Main use function in Winpcap or SharpPcap to comprise: 1. the function of original Ethernet data message on capture network adapter; 2. open the function of the Ethernet data file of having preserved; 3. preserve network packet to the function of network data file.
Data mapper, by the network raw data that imports packet resolver resolves and go out and according to the network model file of appointment, to each node, obtains the data message of each node by data-mapping.
According to network model file analysis network data, draw the data message of each node in network.This network model file can generate by the application layer device description file of delivery node.Application layer device description file is specified standard device description file in industrial ethernet protocol to be measured, and its form meets XML document No. rule.
Operating process of the present utility model is divided into two parts: preparation and operation work.
Preparation comprises the following steps:
The first step, prepares the device description file of each node.User can write standard according to the device description file of Industrial Ethernet regulation to be measured, the device description file of each node in hand-coding network, or to the modes such as device description file that the developer of network to be tested asks for each node, prepare the device description file of each node.
Second step, network model maker can import device description file corresponding to each node in network according to node serial number order, then according to the protocol type of network to be tested, selects the application layer resolution rules of appointment to generate network of network model file to be tested.
The 3rd step, data mapper imports the network model file that second step generates, for resolution data in running is prepared.Operation work, is divided into two kinds: online analyzing and off-line are resolved.
Online analyzing refers to catches online network interface data and resolves, and concrete steps are as follows:
The first step, preparation, first opening network data monitor is opening network model generator, packet resolver and data mapper then, finally makes Industrial Ethernet enter running status.
Second step, the Frame of network interface card input is caught and analyzed to packet resolver, and its data frame format as shown in Figure 4, parses the information such as timestamp, serial number, port numbers of network raw data and ns class precision.
The 3rd step, data mapper imports initial data frame, and according to the network model of the network model file generating in preparation, by data-mapping in each node, thereby obtain the data that each node is corresponding, and analyze the multiple performance index of network.
Off-line is resolved, and refers to that user uses to preserve network data file and analyze as data analyst, without this Industrial Ethernet, works online and interconnection network data monitor.The network data that the network data file of its importing can be caught by packet resolver or other Technology of Network Sniffer software is preserved generation.Concrete steps are as follows:
The first step, packet resolver imports network data file, then parses the information such as timestamp, serial number of network raw data and its ns class precision.
Second step, data mapper imports initial data frame, and according to the network model of the network model file generating in preparation, by data-mapping in each node, thereby obtain the data that each node is corresponding, and analyze the multiple performance index of network.
The utility model can compatible multiple network application layer protocol, comprises CANopen, SERCOS III, EtherNet etc.User is without any file of configuration, and the application layer device description file that only need to add a plurality of nodes can generate network model file, then imports in network mapping device and can realize network data is resolved.
The beneficial effects of the utility model are:
(1) host computer is used Windows operating system, does not need real time operating system or real-time extension patch, and versatility is good.
(2) use the network monitoring module of FPGA exploitation, realize Sampling network data and send data to PC host computer, can control data transmission frequency to adapt to master system, cost is low.
(3), by the data transfer mode of network interface, host computer drives without specialised hardware and the special data acquisition of exploitation, can read all data.Use general and free winpcap software architecture just can monitor complete packet.
(4) low cost has realized packet-capturing and the parsing of ns level time precision.
(5) user is without any file of configuration, and the application layer device description file that only need to add a plurality of nodes can generate the Data Analysis model to network, has extraordinary configurability.
(6) compatible multiple Industrial Ethernet application layer protocol, comprises the procotols such as CANopen, SERCOS III.
Accompanying drawing explanation
Fig. 1 is theory diagram of the present utility model.
Fig. 2 is the FPGA program structure diagram of data monitor of the present utility model.
Fig. 3 is hardware connection layout of the present utility model.
Fig. 4 is the upper Frame building form of sending out of the present utility model.
Embodiment
Below in conjunction with accompanying drawing and embodiment, the utility model is described in further detail.
Below in conjunction with the instantiation of an Industrial Ethernet, describe the utility model in detail and how to resolve real-time ethernet data.In this example, take POWERLINK Industrial Ethernet as example explanation online analyzing and off-line parsing.
Preparation:
The first step, the device description file of each node in preparation POWERLINK network.According to the hardware of each node in network, independently write or use the device description file of the concrete Industrial Ethernet application layer of each node that third party provides.The B & R of development company of POWERLINK provides device description file to write standard, and file edit form meets XML file format, expansion XML by name.
Second step, imports device description file in networking rule maker successively according to node serial number order, selects corresponding application layer protocol resolution rules, selects POWERLINK agreement here, then generates this POWERLINK network of network model file.
The 3rd step, imports second step generating network model file in data mapper, makes data mapper carry out model analyzing to the transmission data of current network.
Online analyzing:
The first step, hardware connects.Data monitor is got involved in Industrial Ethernet, and PC host computer is connected with data monitor, and connected mode is with reference to figure 3.
Second step, opens host computer procedure, and then opening network data monitor, finally opens Industrial Ethernet.
The 3rd step, system enters running status.Data monitor is caught network packet, and adds the new networking Frames of composition such as new logo, timestamp, port numbers, serial number to send in host computer PC.Packet monitor sends data to PC host computer need keep certain low frequency, makes host computer can capture in time packet.
The 4th step, the packet resolver of PC host computer catches the data of sending out from the packet monitor of network interface, and parses the information such as the former data of network and timestamp.The former data of network are delivered to data mapper.
The 5th step, data mapper, according to the rule of the network model file generating in preparation, is resolved the former data of network, obtains the data message of each node, and analyzes the multiple performance index of network.
Initial data flows into data mapper, according to networking rule file, parses the data message of each node.
Off-line is resolved:
First be ready to network data file, here can usage data bag resolver or the file preserved of the Industrial Ethernet data that gather of other Technology of Network Sniffer.This document is as the data source of Industrial Ethernet data analysis system, and its file format need meet use standard or general network data file format, as pcap file format.Host computer can be realized packet is resolved under the state that interconnection network data monitor and network do not have to move.Concrete Data Analysis step is as follows:
The first step, network data resolver reads network data file, and parses the information such as the former data of network and timestamp, and the former transfer of data of network is answered to mapper to data.The precision of this timestamp is ns level time precision.
Second step, data mapper, according to the rule of the network model file generating in preparation, is resolved the former data of network, obtains the data message of each node.
Although above-mentioned, by reference to the accompanying drawings embodiment of the present utility model is described; but the not restriction to the utility model protection range; one of ordinary skill in the art should be understood that; on the basis of the technical solution of the utility model, those skilled in the art do not need to pay various modifications that creative work can make or distortion still in protection range of the present utility model.
Claims (3)
1. a configurable type Industrial Ethernet data analyzing system, comprise slave computer and host computer, slave computer comprises the Industrial Ethernet data monitor based on FPGA exploitation, host computer comprises the PC with standard network interface card, it is characterized in that, the described Industrial Ethernet data monitor based on FPGA exploitation has that a plurality of this network interface is divided into two kinds for transmitting the network interface of data, and a kind of is the network interface of being responsible for sending to PC host computer data; Another kind of two of network interfaces are one group, and network data is flowed into and by another network interface, flowed out by a network interface, can capture network in the data message of multiple spot.
2. configurable type Industrial Ethernet data analyzing system as claimed in claim 1, it is characterized in that, Industrial Ethernet data monitor based on FPGA exploitation, it is reference that Frame be take the inner absolute time of FPGA the time of advent, and the internal time of FPGA is that after electrifying startup, time register is usingd the accumulated value of system clock as trigger source; It is triggering signal that Frame take that the Frame leading character of Industrial Ethernet arrives the time of advent, by FPGA, carries out the accurately time of locking.
3. configurable type Industrial Ethernet data analyzing system as claimed in claim 1, it is characterized in that, the described Industrial Ethernet data monitor based on FPGA exploitation is controlled the frequency that sends data to host computer, and this frequency decreases to adapt to host computer response speed compared with the data arrival rate of Industrial Ethernet.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320060028.5U CN203522776U (en) | 2013-02-01 | 2013-02-01 | Configurable industrial Ethernet data parsing system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320060028.5U CN203522776U (en) | 2013-02-01 | 2013-02-01 | Configurable industrial Ethernet data parsing system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203522776U true CN203522776U (en) | 2014-04-02 |
Family
ID=50381644
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201320060028.5U Expired - Fee Related CN203522776U (en) | 2013-02-01 | 2013-02-01 | Configurable industrial Ethernet data parsing system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203522776U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110933001A (en) * | 2019-11-18 | 2020-03-27 | 清华大学 | Basic processing unit structure of extensible reconfigurable switch packet parser |
| US10698377B2 (en) | 2016-06-20 | 2020-06-30 | Intelligent Platforms, Llc | Method and system for configuring programmable IO controllers and searching connectable IO modules thereof |
-
2013
- 2013-02-01 CN CN201320060028.5U patent/CN203522776U/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10698377B2 (en) | 2016-06-20 | 2020-06-30 | Intelligent Platforms, Llc | Method and system for configuring programmable IO controllers and searching connectable IO modules thereof |
| CN110933001A (en) * | 2019-11-18 | 2020-03-27 | 清华大学 | Basic processing unit structure of extensible reconfigurable switch packet parser |
| CN110933001B (en) * | 2019-11-18 | 2020-11-27 | 清华大学 | Basic processing unit structure of extensible reconfigurable switch packet parser |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103117900B (en) | Configurable industrial Ethernet data parsing system and parsing method | |
| Antichi et al. | OSNT: Open source network tester | |
| Ferrari et al. | A distributed instrument for performance analysis of real-time ethernet networks | |
| CN102413018B (en) | FPGA (field programmable gate array) based software-hardware coordinated network test system and method | |
| Lessmann et al. | Shox: An easy to use simulation platform for wireless networks | |
| US7630385B2 (en) | Multiple domains in a multi-chassis system | |
| CN107579869B (en) | Network performance detection method and network equipment | |
| CN103684893A (en) | Equipment and method for analyzing network simulation | |
| CN105827476A (en) | High-speed PING implementation method and PING testing method | |
| CN106411637A (en) | Internet-of-things device scenario testing method | |
| CN105978751B (en) | A kind of UAV ground control station's delay character evaluation system | |
| WO2022166694A1 (en) | Test system and test method for time-sensitive network device | |
| CN105391509A (en) | FPGA-based network port high-precision time calibration method | |
| CN203522776U (en) | Configurable industrial Ethernet data parsing system | |
| Rösch et al. | Combined simulation and virtualization approach for interconnected substation automation | |
| CN103472387B (en) | A kind of gpio line test macro and method of testing being applicable to anti-fuse type FPGA | |
| Huangfu et al. | A high-accuracy nonintrusive networking testbed for wireless sensor networks | |
| CN114443488A (en) | ARINC664 network configuration testing framework construction method | |
| CN114884605A (en) | Method for realizing time synchronization of network nodes based on FPGA | |
| Sollfrank et al. | A testbed for evaluating QoS of different classes of industrial Ethernet protocols based on raspberry Pi | |
| Flatt et al. | Reliable synchronization accuracy in ieee 1588 networks using device qualification with standard test patterns | |
| CN108021081A (en) | The playback test method controlled based on WLAN and sample time domain | |
| CN103713544B (en) | A method of the SOE systems based on FPGA realize SOE | |
| Lan et al. | Research on multi-protocol parsing in intelligent buildings | |
| CN112134750A (en) | Network time protocol pressure test method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140402 Termination date: 20160201 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |