CN203480808U - Pixel circuit and displayer - Google Patents
Pixel circuit and displayer Download PDFInfo
- Publication number
- CN203480808U CN203480808U CN201320555024.4U CN201320555024U CN203480808U CN 203480808 U CN203480808 U CN 203480808U CN 201320555024 U CN201320555024 U CN 201320555024U CN 203480808 U CN203480808 U CN 203480808U
- Authority
- CN
- China
- Prior art keywords
- module
- transistor
- light emitting
- transistorized
- pixel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Control Of El Displays (AREA)
Abstract
The utility model discloses a pixel circuit and a displayer. According to the pixel circuit, the size of the pixel circuit is reduced, so that the distance between every two pixels is reduced, the number of the pixels contained in unit area is increased, and the display quality of an image is improved. The pixel circuit comprises a first pixel sub circuit, a second pixel sub circuit, an initializing module and a data voltage write-in module, wherein the initializing module and the data voltage write-in module are connected with the first pixel sub circuit and the second pixel sub circuit. The initializing module is connected with a reset signal end and a low potential end and used for initializing the first pixel sub circuit and the second pixel sub circuit under the control of a reset signal input by the reset signal end. The data voltage write-in module is connected with data voltage and a gate signal end and used for writing first data voltage in the first pixel sub circuit under the control of a signal input by the gate signal end, compensating a driving module of the first pixel sub circuit, writing second data voltage in the second pixel sub circuit and compensating a driving module of the second pixel sub circuit.
Description
Technical field
The utility model relates to display technology field, relates in particular to a kind of image element circuit and display.
Background technology
Current high-end small-medium size active matrix organic light-emitting diode (Active Matrix Organic Light Emitting Diode, AMOLED) product backboard is used low temperature polycrystalline silicon (Low Temperature Poly-Silicon more, LTPS) technology, yet because the undulatory property of LTPS technique can cause thin film transistor (TFT) (Thin Film Transistor, TFT) threshold voltage shift of device, thereby make to drive Organic Light Emitting Diode (Organic Light Emitting Diode, OLED) the unstable picture disply quality that causes of the electric current of device reduces.Pixel compensation circuit of the prior art is 6T1C circuit (by 6 thin film transistor (TFT)s and 1 circuit that electric capacity forms), circuit diagram as shown in Figure 1, in figure, VDD is high-voltage level signal, and VSS is low voltage level signal, Data is data-signal, Gate is grid control signal, and Reset is initialization control signal, and Vinit is initialization voltage level signal, Emission(is EM) for controlling the luminous signal of OLED, by the emission circuit of oled panel, provide this voltage.Yet, 6 thin film transistor (TFT)s and 1 electric capacity need to be arranged in a pixel to it is very difficult going down, need TFT device to do very littlely, so the performance requirement of TFT device is also relatively high, can cause pel spacing (Pixel Pitch) further to reduce.
As shown in Figure 2, the components and parts number of the horizontal direction required layout of 6T1C circuit of the prior art in 2 pixels is: 2 data signal lines: Data v1 and Data v2, 12 TFT, 2 electric capacity, article 1, grid control signal line Gate, 1 LED control signal Emission, 1 high-voltage level signal VDD, 1 initialization voltage level signal Vinit, 1 initialization control signal Reset, in Fig. 2, there are two Organic Light Emitting Diode OLED1 and OLED2, its negative electrode is all connected with low voltage level signal VSS, Fig. 2 is the circuit theory diagrams of horizontal 2 pixels, level or vertical direction be conducting together, the components and parts number of required layout is in the vertical direction: 1 data signal line, 12 TFT, 2 electric capacity, article 2, grid control signal line, 1 LED control signal Emission, 1 high-voltage level signal VDD, 1 initialization voltage level signal Vinit.
In sum, in prior art, in 2 pixels, need to arrange 12 TFT and 2 electric capacity.
Utility model content
The utility model embodiment provides a kind of image element circuit, in order to reduce image element circuit size, and then reduces pel spacing, improves the number of pixels having in unit area, improving picture display quality.The utility model also provides a kind of display.
According to the utility model one embodiment, a kind of image element circuit providing, comprising: the first pixel electronic circuit and the second pixel electronic circuit, and the initialization module and the data voltage writing module that are connected with the second pixel electronic circuit with described the first pixel electronic circuit,
Described initialization module connects reset signal end and cold end, under controlling in the reset signal of reset signal end input, the first pixel electronic circuit and the second pixel electronic circuit is carried out to initialization;
Described data voltage writing module connection data voltage and gate signal end, for first the first pixel electronic circuit and the second pixel electronic circuit being write to the first data voltage under the signal controlling in the input of gate signal end, and the driver module of described the first pixel electronic circuit is compensated, then the second pixel electronic circuit is write to the second data voltage, and the driver module of the second pixel electronic circuit is compensated.
The described image element circuit being provided by the utility model embodiment, comprise: the first pixel electronic circuit and the second pixel electronic circuit, and the initialization module and the data voltage writing module that are connected with the second pixel electronic circuit with described the first pixel electronic circuit, the described image element circuit being comprised of the first pixel electronic circuit, the second pixel electronic circuit and initialization module and data voltage writing module can reduce image element circuit size, and then reduce pel spacing, improve the number of pixels having in unit area, improving picture display quality.
Preferably, described the first pixel electronic circuit comprises the first driver module, the first light emitting module, first threshold compensating module and the first light emitting control module,
Described first threshold compensating module connection initialization module is carried out initialization to first threshold compensating module under controlling at the initializing signal of initialization module output;
Described first threshold compensating module connects the first driver module, for the first driver module is carried out to threshold voltage compensation;
Described the first light emitting module connects the first driver module and the first light emitting control module, for carry out luminescence display under the first driver module and the first light emitting control module effect.
Like this, the first pixel electronic circuit being comprised of the first driver module, the first light emitting module, first threshold compensating module and the first light emitting control module is simply convenient to implement in the design of image element circuit.
Preferably, described first threshold compensating module comprises the first memory capacitance, the 3rd transistor and the 5th transistor; Described the first driver module comprises the 4th transistor; Described the first light emitting control module comprises the 6th transistor and the 7th transistor; Described the first light emitting module comprises the first light emitting diode.
Like this, the first pixel electronic circuit being comprised of memory capacitance, transistor and light emitting diode is simply convenient to implement in the design of image element circuit.
Preferably, one end of described the first memory capacitance is connected with high-voltage level signal wire, and the other end is connected with the 3rd transistorized source electrode;
Described the 3rd transistorized grid is connected with gate signal end, and described the 3rd transistorized drain electrode is connected with described the 4th transistorized drain electrode;
Described the 5th transistorized grid is connected with switch controlling signal line, and described the 5th transistorized source electrode is connected with described the 6th transistorized drain electrode, and described the 5th transistorized drain electrode is connected with described the 4th transistorized source electrode;
Described the 4th transistorized grid is connected with described initialization module;
Described the 6th transistorized grid is connected with LED control signal line, and described the 6th transistorized source electrode is connected with high-voltage level signal wire;
Described the 7th transistorized grid is connected with LED control signal line, and described the 7th transistorized source electrode is connected with described the 4th transistorized drain electrode, and described the 7th transistorized drain electrode is connected with the first light emitting diode;
The anode of described the first light emitting diode is connected with the 7th transistorized drain electrode, and the negative electrode of described the first light emitting diode is connected with low voltage level signal wire.
Like this, the annexation of described memory capacitance, transistor and light emitting diode is simply convenient to implement in the design of image element circuit.
Preferably, described the second pixel electronic circuit comprises the second driver module, the second light emitting module, Second Threshold compensating module and the second light emitting control module,
Described Second Threshold compensating module connection initialization module is carried out initialization to Second Threshold compensating module under controlling at the initializing signal of initialization module output;
Described Second Threshold compensating module connects the second driver module, for the second driver module is carried out to threshold voltage compensation;
Described the second light emitting module connects the second driver module and the second light emitting control module, for carry out luminescence display under the second driver module and the second light emitting control module effect.
Like this, the second pixel electronic circuit being comprised of the second driver module, the second light emitting module, Second Threshold compensating module and the second light emitting control module is simply convenient to implement in the design of image element circuit.
Preferably, described Second Threshold compensating module comprises the second memory capacitance and the tenth transistor; Described the second driver module comprises the 9th transistor; Described the second light emitting control module comprises the 6th transistor and the 8th transistor; Described the second light emitting module comprises the second light emitting diode.
Like this, the second pixel electronic circuit being comprised of memory capacitance, transistor and light emitting diode is simply convenient to implement in the design of image element circuit.
Preferably, one end of described the second memory capacitance is connected with high-voltage level signal wire, and the other end is connected with the tenth transistorized source electrode;
Described the tenth transistorized grid is connected with gate signal end, and described the tenth transistorized drain electrode is connected with described the 9th transistorized drain electrode;
Described the 9th transistorized grid is connected with described the tenth transistorized source electrode, and described the 9th transistorized source electrode is connected with described data voltage writing module;
Described the 6th transistorized grid is connected with LED control signal line, and described the 6th transistorized source electrode is connected with high-voltage level signal wire, and described the 6th transistorized drain electrode is connected with described the 9th transistorized source electrode;
Described the 8th transistorized grid is connected with LED control signal line, and described the 8th transistorized source electrode is connected with described the 9th transistorized drain electrode, and described the 8th transistorized drain electrode is connected with the second light emitting diode;
The anode of described the second light emitting diode is connected with the 8th transistorized drain electrode, and the negative electrode of described the second light emitting diode is connected with low voltage level signal wire.
Like this, the annexation of described memory capacitance, transistor and light emitting diode is simply convenient to implement in the design of image element circuit.
Preferably, described initialization module comprises the first transistor and the 11 transistor, wherein, the grid of described the first transistor is connected with reseting signal line, the source electrode of described the first transistor is connected with the first threshold compensating module of the first pixel electronic circuit, and the drain electrode of described the first transistor is connected with low voltage level signal wire; Described the 11 transistorized grid is connected with reseting signal line, and described the 11 transistorized source electrode is connected with the Second Threshold compensating module of the second pixel electronic circuit, and described the 11 transistorized drain electrode is connected with low voltage level signal wire.
Like this, described initialization module comprises the first transistor and the 11 transistor, and the first transistor and the 11 transistor are as the switching device of the initialization module in image element circuit, and in circuit design, convenient and simple being convenient to implemented.
Preferably, described data voltage writing module comprises transistor seconds, the grid of described transistor seconds is connected with gate signal control line, the source electrode of described transistor seconds is connected with data signal line, and the drain electrode of described transistor seconds is connected with the second driver module of the second pixel electronic circuit with described the 5th transistorized source electrode.
Like this, described data voltage writing module comprises transistor seconds, and transistor seconds is as the switching device of the data voltage writing module in image element circuit, and in circuit design, convenient and simple being convenient to implemented.
Preferably, the data voltage of inputting in described data voltage writing module comprises the first data voltage and the second data voltage, wherein, the first data voltage is used for driving first threshold compensating module to carry out threshold voltage compensation to the first driver module, and the second data voltage is used for driving Second Threshold compensating module to carry out threshold voltage compensation to the second driver module.
Like this, because data-signal is step-like clock signal, can realize by two different magnitudes of voltage of a data signal line input.
Preferably, described the first light emitting diode and the second light emitting diode are Organic Light Emitting Diode.
Like this, as the first light emitting module in image element circuit and the light emitting diode in the second light emitting module, convenient and simple in circuit design with Organic Light Emitting Diode.
Preferably, described transistor is P type thin film transistor (TFT).
Like this, with P type thin film transistor (TFT), as the thin film transistor (TFT) in image element circuit, in circuit design, convenient and simple being convenient to implemented.
The display that the utility model embodiment provides, comprises a plurality of pixels, data signal line and grid control signal line, and wherein, every two pixels form a pixel cell, also comprise the image element circuit recited above being connected with each pixel cell.
Like this, because described display comprises the image element circuit recited above being connected with each pixel cell, this displaying appliance has the advantage of described image element circuit, can be good at improving picture display quality.
Preferably, two pixels in described each pixel cell share a data signal line.
Like this, two pixels in each pixel cell share a data signal line, therefore two pixels can be omitted a data signal line, the aligning method of data signal line is simple.
Preferably, two pixels in described each pixel cell share a grid control signal line.
Like this, two pixels in each pixel cell share a grid control signal line, therefore two pixels can be omitted a grid control signal line, the aligning method of grid control signal line is simple.
Accompanying drawing explanation
Fig. 1 is the 6T1C AMOLED pixel compensation circuit diagram in single pixel of the prior art;
Fig. 2 is the 12T2C AMOLED pixel compensation circuit diagram in 2 pixels of the prior art;
The 11T2C AMOLED image element circuit schematic diagram that Fig. 3 provides for the utility model embodiment;
The sequential chart of the 11T2C AMOLED image element circuit work that Fig. 4 provides for the utility model embodiment;
The 11T2C AMOLED image element circuit that Fig. 5 provides for the utility model embodiment is in the simplified electrical circuit diagram in initial work stage;
The 11T2C AMOLED image element circuit that Fig. 6 provides for the utility model embodiment is in the simplified electrical circuit diagram of first threshold compensated stage;
The 11T2C AMOLED image element circuit that Fig. 7 provides for the utility model embodiment is in the simplified electrical circuit diagram of Second Threshold compensated stage;
The 11T2C AMOLED image element circuit that Fig. 8 provides for the utility model embodiment is in the simplified electrical circuit diagram of glow phase;
Fig. 9 is the arrangement schematic diagram of single pixel of the prior art;
A kind of horizontal schematic diagram of the pixel cell being formed by any two pixels that Figure 10 provides for the utility model embodiment;
The horizontal schematic diagram of another kind of the pixel cell being formed by any two pixels that Figure 11 provides for the utility model embodiment;
A kind of homeotropic alignment schematic diagram of the pixel cell being formed by any two pixels that Figure 12 provides for the utility model embodiment;
The another kind of homeotropic alignment schematic diagram of the pixel cell being formed by any two pixels that Figure 13 provides for the utility model embodiment.
Embodiment
The utility model embodiment provides a kind of image element circuit and display, in order to reduce image element circuit size, and then reduces pel spacing, improves the number of pixels having in unit area, improving picture display quality.
Wherein, the image element circuit that the utility model embodiment provides is active matrix light-emitting diode image element circuit, because active matrix light-emitting diode image element circuit can play the effect that the driver module of pixel is compensated, therefore active matrix light-emitting diode image element circuit also can be described as active matrix light-emitting diode pixel compensation circuit in the utility model.
Provide the detailed introduction of the technical scheme that the utility model embodiment provides below.
As shown in Figure 3, a kind of active matrix light-emitting diode pixel compensation circuit that the utility model embodiment provides, comprise: the first pixel electronic circuit and the second pixel electronic circuit, and the initialization module 31 and the data voltage writing module 32 that are connected with the second pixel electronic circuit with described the first pixel electronic circuit
Described initialization module 31 connects reset signal end (corresponding A MOLED image element circuit upper level grid control signal Gate(N-1)) and cold end (corresponding A MOLED image element circuit initialization voltage level signal Vinit), under controlling in the reset signal of reset signal end input, the first pixel electronic circuit and the second pixel electronic circuit are carried out to initialization;
Described data voltage writing module 32 connection data voltages (corresponding A MOLED image element circuit data-signal Data) and gate signal end (corresponding A MOLED pixel compensation circuit grid control signal Gate(N at the corresponding levels)), for first the first pixel electronic circuit and the second pixel electronic circuit being write to the first data voltage under the signal controlling in the input of gate signal end, and the driver module of described the first pixel electronic circuit is compensated, then the second pixel electronic circuit is write to the second data voltage, and the driver module of the second pixel electronic circuit is compensated.
In the circuit shown in Fig. 3, for the intersection of distinguishing between wire is connected and is not connected, connected point of crossing is represented with black circle, disjunct point of crossing represents with soft dot.
Preferably, described the first pixel electronic circuit comprises the first driver module 331, the first light emitting module 341, first threshold compensating module 351 and the first light emitting control module 361,
Described first threshold compensating module 351 connection initialization module 31 are carried out initialization to first threshold compensating module 351 under controlling at the initializing signal of initialization module 31 outputs;
Described first threshold compensating module 351 connects the first driver module 331, for the first driver module 331 is carried out to threshold voltage compensation;
Described the first light emitting module 341 connects the first driver module 331 and the first light emitting control module 361, for carry out luminescence display under the first driver module 331 and the first light emitting control module 361 effects.
Preferably, described first threshold compensating module 351 comprises the first memory capacitance C1, the 3rd transistor T 3 and the 5th transistor T 5; Described the first driver module 331 comprises the 4th transistor T 4; Described the first light emitting control module 361 comprises the 6th transistor T 6 and the 7th transistor T 7; Described the first light emitting module 341 comprises the first light emitting diode OLED1.
Preferably, C1 one end of described the first memory capacitance is connected with high-voltage level signal wire (corresponding high-voltage level signal VDD), and the other end is connected with the source electrode of the 3rd transistor T 3;
The grid of described the 3rd transistor T 3 and gate signal end (corresponding A MOLED pixel compensation circuit grid control signal Gate(N at the corresponding levels))) be connected, the drain electrode of described the 3rd transistor T 3 is connected with the drain electrode of described the 4th transistor T 4;
The grid of described the 5th transistor T 5 is connected with switch controlling signal line (corresponding A MOLED pixel compensation contactor control signal SW), the source electrode of described the 5th transistor T 5 is connected with the drain electrode of described the 6th transistor T 6, and the drain electrode of described the 5th transistor T 5 is connected with the source electrode of described the 4th transistor T 4;
The grid of described the 4th transistor T 4 is connected with described initialization module 31;
The grid of described the 6th transistor T 6 is connected with LED control signal line (corresponding A MOLED image element circuit LED control signal EM), and the source electrode of described the 6th transistor T 6 is connected with high-voltage level signal wire (corresponding high-voltage level signal VDD);
The grid of described the 7th transistor T 7 is connected with LED control signal line (corresponding A MOLED image element circuit LED control signal EM), the source electrode of described the 7th transistor T 7 is connected with the drain electrode of described the 4th transistor T 4, and the drain electrode of described the 7th transistor T 7 is connected with the first light emitting diode OLED1;
The anode of described the first light emitting diode OLED1 is connected with the drain electrode of the 7th transistor T 7, and the negative electrode of described the first light emitting diode OLED1 is connected with low voltage level signal wire (corresponding low voltage level signal VSS).
Preferably, described the second pixel electronic circuit comprises the second driver module 332, the second light emitting module 342, Second Threshold compensating module 352 and the second light emitting control module 362,
Described Second Threshold compensating module 352 connection initialization module 31 are carried out initialization to Second Threshold compensating module 352 under controlling at the initializing signal of initialization module 31 outputs;
Described Second Threshold compensating module 352 connects the second driver module 332, for the second driver module 332 is carried out to threshold voltage compensation;
Described the second light emitting module 342 connects the second driver module 332 and the second light emitting control module 362, for carry out luminescence display under the second driver module 332 and the second light emitting control module 362 effects.
Preferably, described Second Threshold compensating module 352 comprises the second memory capacitance C2 and the tenth transistor T 10; Described the second driver module 332 comprises the 9th transistor T 9; Described the second light emitting control module 362 comprises the 6th transistor T 6 and the 8th transistor T 8; Described the second light emitting module 342 comprises the second light emitting diode OLED2.
Preferably, one end of described the second memory capacitance C2 is connected with high-voltage level signal wire (corresponding high-voltage level signal VDD), and the other end is connected with the source electrode of the tenth transistor T 10;
The grid of described the tenth transistor T 10 and gate signal end (corresponding A MOLED pixel compensation circuit grid control signal Gate(N at the corresponding levels))) be connected, the drain electrode of described the tenth transistor T 10 is connected with the drain electrode of described the 9th transistor T 9;
The grid of described the 9th transistor T 9 is connected with the source electrode of described the tenth transistor T 10, and the source electrode of described the 9th transistor T 9 is connected with described data voltage writing module 32;
The grid of described the 6th transistor T 6 is connected with LED control signal line (corresponding A MOLED image element circuit LED control signal EM), the source electrode of described the 6th transistor T 6 is connected with high-voltage level signal wire (corresponding high-voltage level signal VDD), and the drain electrode of described the 6th transistor T 6 is connected with the source electrode of described the 9th transistor T 9;
The grid of described the 8th transistor T 8 is connected with LED control signal line (corresponding A MOLED image element circuit LED control signal EM), the source electrode of described the 8th transistor T 8 is connected with the drain electrode of described the 9th transistor T 9, and the drain electrode of described the 8th transistor T 8 is connected with the second light emitting diode OLED2;
The anode of described the second light emitting diode OLED2 is connected with the drain electrode of the 8th transistor T 8, and the negative electrode of described the second light emitting diode OLED2 is connected with low voltage level signal wire (corresponding low voltage level signal VSS).
Wherein, the 6th transistor T 6 is the first light emitting control module 361 and the shared switching transistor of the second light emitting control module 362, light emitting control module 361 and 362 both can be controlled the luminous of OLED1 and OLED2 simultaneously, also can separately control the luminous of OLED1 and OLED2.
Preferably, described initialization module 31 comprises the first transistor T1 and the 11 transistor T 11, wherein, the grid of described the first transistor T1 and reseting signal line (corresponding A MOLED image element circuit upper level grid control signal Gate(N-1)) be connected, the source electrode of described the first transistor T1 is connected with the first threshold compensating module 351 of the first pixel electronic circuit, and the drain electrode of described the first transistor T1 is connected with low voltage level signal wire (corresponding A MOLED image element circuit initialization voltage level signal Vinit); The grid of described the 11 transistor T 11 and reseting signal line (corresponding A MOLED image element circuit upper level grid control signal Gate(N-1)) be connected, the source electrode of described the 11 transistor T 11 is connected with the Second Threshold compensating module 352 of the second pixel electronic circuit, and the drain electrode of described the 11 transistor T 11 is connected with low voltage level signal wire (corresponding A MOLED image element circuit initialization voltage level signal Vinit).
Preferably, described data voltage writing module 32 comprises transistor seconds T2, the grid of described transistor seconds T2 and gate signal control line (corresponding A MOLED pixel compensation circuit grid control signal Gate(N at the corresponding levels))) be connected, the source electrode of described transistor seconds T2 is connected with data signal line (corresponding A MOLED image element circuit data-signal Data), and the drain electrode of described transistor seconds T2 is connected with the source electrode of described the 5th transistor T 5 and the second driver module 332 of the second pixel electronic circuit.
Wherein, grid control signal Gate(N at the corresponding levels), upper level grid control signal Gate(N-1), the value of N can be selected according to quantity and the actual needs of grid control signal line in pixel compensation circuit.
Preferably, in described data voltage writing module 32, the data voltage of input comprises the first data voltage and the second data voltage, wherein, the first data voltage is used for driving 351 pairs of the first driver modules 331 of first threshold compensating module to carry out threshold voltage compensation, and the second data voltage is used for driving 352 pairs of the second driver modules 332 of Second Threshold compensating module to carry out threshold voltage compensation.
Preferably, described the first light emitting diode OLED1 and the second light emitting diode OLED2 are Organic Light Emitting Diode.
Preferably, described transistor T 1, T2, T3, T4, T5, T6, T7, T8, T9, T10 and T11 are P type thin film transistor (TFT).
Below in conjunction with Fig. 3-Fig. 8, illustrate the principle of work of the AMOLED pixel compensation circuit that the utility model embodiment provides.
As shown in Figure 4, in the I stage, grid control signal Gate(N at the corresponding levels) and LED control signal EM be high level; Upper level grid control signal Gate(N-1) and switch controlling signal SW be low level, now, the first transistor T1 in Fig. 3, the 5th transistor T 5 and the 11 transistor T 11 are opened; Transistor seconds T2, the 3rd transistor T 3, the 6th transistor T 6, the 7th transistor T 7, the 8th transistor T 8 and the tenth transistor T 10 are closed, and therefore, the simplified electrical circuit diagram of Fig. 3 as shown in Figure 5.Because memory capacitance C1 and C2 store respectively the data-signal Data of previous frame picture input, now 2 electric capacity are all connected on the initialization voltage level signal Vinit with electronegative potential, memory capacitance C1 and C2 all, to initialization voltage level signal Vinit electric discharge, discharge into initialization voltage V
init.
As shown in Figure 4, in the II stage, upper level grid control signal Gate(N-1) and LED control signal EM be high level; Grid control signal Gate(N at the corresponding levels) and switch controlling signal SW be low level, now, the transistor seconds T2 in Fig. 3, the 3rd transistor T 3, the 5th transistor T 5 and the tenth transistor T 10 are opened; The first transistor T1, the 6th transistor T 6, the 7th transistor T 7, the 8th transistor T 8 and the 11 transistor T 11 are closed, and therefore, the simplified electrical circuit diagram of Fig. 3 as shown in Figure 6.Data level signal Data inputs the first magnitude of voltage V1, now the 4th transistor T 4 is equivalent to diode, the voltage of first node P1 becomes: V=V1-Vth(T4), wherein, Vth(T4) be the threshold voltage of the 4th transistor T 4, and magnitude of voltage V is stored in memory capacitance C1, the 9th transistor T 9 is equivalent to diode, the voltage of Section Point P2 becomes: V'=V1-Vth(T9), wherein, Vth(T9) be the threshold voltage of the 9th transistor T 9, and magnitude of voltage V' is stored in memory capacitance C2,2 capacitor C 1 and C2 are charged simultaneously.
As shown in Figure 4, in the III stage, upper level grid control signal Gate(N-1), switch controlling signal SW and LED control signal EM are high level; Grid control signal Gate(N at the corresponding levels) be low level, now, the transistor seconds T2 in Fig. 3, the 3rd transistor T 3 and the tenth transistor T 10 are opened; The first transistor T1, the 11 transistor T 11, the 5th transistor T 5, the 7th transistor T 7, the 8th transistor T 8 and the 6th transistor T 6 are closed, and therefore, the simplified electrical circuit diagram of Fig. 3 as shown in Figure 7.Data level signal Data input second voltage value V2, now the 9th transistor T 9 is equivalent to diode, and the voltage of Section Point P2 becomes: V''=V2-Vth(T9), and wherein, Vth(T9) be the threshold voltage of the 9th transistor T 9, and magnitude of voltage V'' is stored in memory capacitance C2.
As shown in Figure 4, in the IV stage, be glow phase, upper level grid control signal Gate(N-1) and grid control signal Gate(N at the corresponding levels) be high level; LED control signal EM and switch controlling signal SW are low level, and now, the 5th transistor T 5, the 6th transistor T 6, the 7th transistor T 7 and the 8th transistor T 8 in Fig. 3 are opened; The first transistor T1, transistor seconds T2, the 3rd transistor T 3, the tenth transistor T 10 and the 11 transistor T 11 are closed, and therefore, the simplified electrical circuit diagram of Fig. 3 as shown in Figure 8.The driving transistors that the 4th transistor T 4 and the 9th transistor T 9 are OLED, its control mode to electric current is as follows: the source electrode of the 4th transistor T 4 and the 9th transistor T 9 is all connected with high-voltage level signal VDD, wherein, the voltage value of high-voltage level signal VDD is steady state value, and the electric current of the first light emitting diode OLED1 that flows through is:
Wherein, k is default constant, and the electric current of the second light emitting diode OLED2 that flows through is:
From equation above, can find out, the electric current I d1 of the first light emitting diode OLED1 and flow through the electric current I d2 of the second light emitting diode OLED2 and the threshold voltage vt h(T4 of the 4th transistor T 4 flow through) and the threshold voltage vt h(T9 of the 9th transistor T 9) have nothing to do, so can play compensating action.
In sum, the AMOLED image element circuit that the utility model embodiment provides comprises 11 thin film transistor (TFT)s and 2 electric capacity, is 11T2C AMOLED image element circuit.
A kind of display that the utility model embodiment provides, comprise a plurality of pixels, data signal line and grid control signal line, wherein, every two pixels form a pixel cell, also comprise the 11T2C AMOLED image element circuit that the utility model embodiment of being connected with each pixel cell provides.
The arrangement mode of the pixel cell that lower mask body introduction comprises 2 pixels:
The Pixel arrangement mode of single pixel of the prior art as shown in Figure 9, compensating circuit in single pixel is 6T1C AMOLED pixel compensation circuit of the prior art, if two pixels are put together and form a pixel cell, the compensating circuit of pixel cell of the prior art is 12T2CAMOLED pixel compensation circuit of the prior art.
The arrangement mode of the pixel cell that comprises 2 pixels that the utility model embodiment provides is as shown in Figure 10-13, wherein, two pixels in arbitrary pixel cell that horizontal direction is arranged share a data signal line Data(m), two pixels in arbitrary pixel cell that vertical direction is arranged share a grid control signal line Gate(N), wherein, two pixels in arbitrary pixel cell that horizontal direction is arranged are any two pixels in horizontal direction, as: pixel (Pixel) 1 and Pixel2 or Pixel2 and Pixel3, two pixels that in pixel cell, vertical direction is arranged are any two pixels in vertical direction.
As shown in FIG. 10 and 11, two pixels in arbitrary pixel cell that described horizontal direction is arranged share a data signal line Data(m) comprising: data signal line Data(m) run through Pixel1 and Pixel2 that two horizontal directions are arranged, or data signal line Data(m) be arranged in the side direction of the Pixel1 of two horizontal directions arrangements and the Pixel1 of Pixel2, certainly, data signal line Data(m in the utility model embodiment) be not limited to be positioned at the side direction of Pixel1, can be arranged in the side direction of arbitrary pixel of the pixel that two horizontal directions arrange.
As shown in Figures 12 and 13, two pixels in arbitrary pixel cell that described vertical direction is arranged share a grid control signal line Gate(N) comprising: grid control signal line Gate(N) run through pixel cell or grid control signal line Gate(N that any two pixels that vertical direction arranges form) be arranged in the side direction of arbitrary pixel of the pixel cell that any two pixels that vertical direction arranges form.
In sum, in the technical scheme that the utility model embodiment provides, described AMOLED image element circuit comprises: the first pixel electronic circuit and the second pixel electronic circuit, and the initialization module and the data voltage writing module that are connected with the second pixel electronic circuit with described the first pixel electronic circuit, described initialization module connects reset signal end and cold end, under controlling in the reset signal of reset signal end input, the first pixel electronic circuit and the second pixel electronic circuit is carried out to initialization; Described data voltage writing module connection data voltage and gate signal end, for first the first pixel electronic circuit being write to the first data voltage under the signal controlling in the input of gate signal end, and the driver module of described the first pixel electronic circuit is compensated, then the second pixel electronic circuit is write to the second data voltage, and the driver module of the second pixel electronic circuit is compensated, described AMOLED image element circuit can reduce image element circuit size, and then reduce pel spacing, improve the number of pixels having in unit area, improving picture display quality.
Obviously, those skilled in the art can carry out various changes and modification and not depart from spirit and scope of the present utility model the utility model.Like this, if within of the present utility model these are revised and modification belongs to the scope of the utility model claim and equivalent technologies thereof, the utility model is also intended to comprise these changes and modification interior.
Claims (15)
1. an image element circuit, is characterized in that, comprising: the first pixel electronic circuit and the second pixel electronic circuit, and the initialization module and the data voltage writing module that are connected with the second pixel electronic circuit with described the first pixel electronic circuit,
Described initialization module connects reset signal end and cold end, under controlling in the reset signal of reset signal end input, the first pixel electronic circuit and the second pixel electronic circuit is carried out to initialization;
Described data voltage writing module connection data voltage and gate signal end, for first the first pixel electronic circuit and the second pixel electronic circuit being write to the first data voltage under the signal controlling in the input of gate signal end, and the driver module of described the first pixel electronic circuit is compensated, then the second pixel electronic circuit is write to the second data voltage, and the driver module of the second pixel electronic circuit is compensated.
2. circuit according to claim 1, is characterized in that, described the first pixel electronic circuit comprises the first driver module, the first light emitting module, first threshold compensating module and the first light emitting control module,
Described first threshold compensating module connection initialization module is carried out initialization to first threshold compensating module under controlling at the initializing signal of initialization module output;
Described first threshold compensating module connects the first driver module, for the first driver module is carried out to threshold voltage compensation;
Described the first light emitting module connects the first driver module and the first light emitting control module, for carry out luminescence display under the first driver module and the first light emitting control module effect.
3. circuit according to claim 2, is characterized in that, described first threshold compensating module comprises the first memory capacitance, the 3rd transistor and the 5th transistor; Described the first driver module comprises the 4th transistor; Described the first light emitting control module comprises the 6th transistor and the 7th transistor; Described the first light emitting module comprises the first light emitting diode.
4. circuit according to claim 3, is characterized in that, one end of described the first memory capacitance is connected with high-voltage level signal wire, and the other end is connected with the 3rd transistorized source electrode;
Described the 3rd transistorized grid is connected with gate signal end, and described the 3rd transistorized drain electrode is connected with described the 4th transistorized drain electrode;
Described the 5th transistorized grid is connected with switch controlling signal line, and described the 5th transistorized source electrode is connected with described the 6th transistorized drain electrode, and described the 5th transistorized drain electrode is connected with described the 4th transistorized source electrode;
Described the 4th transistorized grid is connected with described initialization module;
Described the 6th transistorized grid is connected with LED control signal line, and described the 6th transistorized source electrode is connected with high-voltage level signal wire;
Described the 7th transistorized grid is connected with LED control signal line, and described the 7th transistorized source electrode is connected with described the 4th transistorized drain electrode, and described the 7th transistorized drain electrode is connected with the first light emitting diode;
The anode of described the first light emitting diode is connected with the 7th transistorized drain electrode, and the negative electrode of described the first light emitting diode is connected with low voltage level signal wire.
5. circuit according to claim 4, is characterized in that, described the second pixel electronic circuit comprises the second driver module, the second light emitting module, Second Threshold compensating module and the second light emitting control module,
Described Second Threshold compensating module connection initialization module is carried out initialization to Second Threshold compensating module under controlling at the initializing signal of initialization module output;
Described Second Threshold compensating module connects the second driver module, for the second driver module is carried out to threshold voltage compensation;
Described the second light emitting module connects the second driver module and the second light emitting control module, for carry out luminescence display under the second driver module and the second light emitting control module effect.
6. circuit according to claim 5, is characterized in that, described Second Threshold compensating module comprises the second memory capacitance and the tenth transistor; Described the second driver module comprises the 9th transistor; Described the second light emitting control module comprises the 6th transistor and the 8th transistor; Described the second light emitting module comprises the second light emitting diode.
7. circuit according to claim 6, is characterized in that, one end of described the second memory capacitance is connected with high-voltage level signal wire, and the other end is connected with the tenth transistorized source electrode;
Described the tenth transistorized grid is connected with gate signal end, and described the tenth transistorized drain electrode is connected with described the 9th transistorized drain electrode;
Described the 9th transistorized grid is connected with described the tenth transistorized source electrode, and described the 9th transistorized source electrode is connected with described data voltage writing module;
Described the 6th transistorized grid is connected with LED control signal line, and described the 6th transistorized source electrode is connected with high-voltage level signal wire, and described the 6th transistorized drain electrode is connected with described the 9th transistorized source electrode;
Described the 8th transistorized grid is connected with LED control signal line, and described the 8th transistorized source electrode is connected with described the 9th transistorized drain electrode, and described the 8th transistorized drain electrode is connected with the second light emitting diode;
The anode of described the second light emitting diode is connected with the 8th transistorized drain electrode, and the negative electrode of described the second light emitting diode is connected with low voltage level signal wire.
8. circuit according to claim 7, it is characterized in that, described initialization module comprises the first transistor and the 11 transistor, wherein, the grid of described the first transistor is connected with reseting signal line, the source electrode of described the first transistor is connected with the first threshold compensating module of the first pixel electronic circuit, and the drain electrode of described the first transistor is connected with low voltage level signal wire; Described the 11 transistorized grid is connected with reseting signal line, and described the 11 transistorized source electrode is connected with the Second Threshold compensating module of the second pixel electronic circuit, and described the 11 transistorized drain electrode is connected with low voltage level signal wire.
9. circuit according to claim 8, it is characterized in that, described data voltage writing module comprises transistor seconds, the grid of described transistor seconds is connected with gate signal control line, the source electrode of described transistor seconds is connected with data signal line, and the drain electrode of described transistor seconds is connected with the second driver module of the second pixel electronic circuit with described the 5th transistorized source electrode.
10. circuit according to claim 9, it is characterized in that, the data voltage of inputting in described data voltage writing module comprises the first data voltage and the second data voltage, wherein, the first data voltage is used for driving first threshold compensating module to carry out threshold voltage compensation to the first driver module, and the second data voltage is used for driving Second Threshold compensating module to carry out threshold voltage compensation to the second driver module.
11. circuit according to claim 7, is characterized in that, described the first light emitting diode and the second light emitting diode are Organic Light Emitting Diode.
12. according to the circuit described in the arbitrary claim of claim 3-11, it is characterized in that, described transistor is P type thin film transistor (TFT).
13. 1 kinds of displays, comprise a plurality of pixels, data signal line and grid control signal line, it is characterized in that, every two pixels form a pixel cell, also comprise the image element circuit described in the arbitrary claim of the claim 1-12 being connected with each pixel cell.
14. displays according to claim 13, is characterized in that, two pixels in described each pixel cell share a data signal line.
15. according to the display described in claim 13 or 14, it is characterized in that, two pixels in described each pixel cell share a grid control signal line.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320555024.4U CN203480808U (en) | 2013-09-06 | 2013-09-06 | Pixel circuit and displayer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320555024.4U CN203480808U (en) | 2013-09-06 | 2013-09-06 | Pixel circuit and displayer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203480808U true CN203480808U (en) | 2014-03-12 |
Family
ID=50229096
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201320555024.4U Withdrawn - After Issue CN203480808U (en) | 2013-09-06 | 2013-09-06 | Pixel circuit and displayer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203480808U (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103474027A (en) * | 2013-09-06 | 2013-12-25 | 京东方科技集团股份有限公司 | Pixel circuit and displayer |
| CN103474024A (en) * | 2013-09-06 | 2013-12-25 | 京东方科技集团股份有限公司 | Pixel circuit and displayer |
| CN103474025A (en) * | 2013-09-06 | 2013-12-25 | 京东方科技集团股份有限公司 | Pixel circuit and displayer |
| CN111243504A (en) * | 2018-11-29 | 2020-06-05 | 昆山工研院新型平板显示技术中心有限公司 | Pixel driving circuit and display device |
-
2013
- 2013-09-06 CN CN201320555024.4U patent/CN203480808U/en not_active Withdrawn - After Issue
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103474027A (en) * | 2013-09-06 | 2013-12-25 | 京东方科技集团股份有限公司 | Pixel circuit and displayer |
| CN103474024A (en) * | 2013-09-06 | 2013-12-25 | 京东方科技集团股份有限公司 | Pixel circuit and displayer |
| CN103474025A (en) * | 2013-09-06 | 2013-12-25 | 京东方科技集团股份有限公司 | Pixel circuit and displayer |
| WO2015032141A1 (en) * | 2013-09-06 | 2015-03-12 | 京东方科技集团股份有限公司 | Pixel circuit and display |
| CN103474027B (en) * | 2013-09-06 | 2015-09-09 | 京东方科技集团股份有限公司 | A kind of image element circuit and display |
| CN103474024B (en) * | 2013-09-06 | 2015-09-16 | 京东方科技集团股份有限公司 | A kind of image element circuit and display |
| US9666131B2 (en) | 2013-09-06 | 2017-05-30 | Boe Technology Group Co., Ltd. | Pixel circuit and display |
| CN111243504A (en) * | 2018-11-29 | 2020-06-05 | 昆山工研院新型平板显示技术中心有限公司 | Pixel driving circuit and display device |
| CN111243504B (en) * | 2018-11-29 | 2021-04-23 | 成都辰显光电有限公司 | Pixel driving circuit and display device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103474024B (en) | A kind of image element circuit and display | |
| CN103474025B (en) | Pixel circuit and displayer | |
| CN203480810U (en) | Pixel circuit and displayer | |
| CN103474027B (en) | A kind of image element circuit and display | |
| CN103474026B (en) | A kind of image element circuit and display | |
| CN103440840B (en) | A kind of display device and image element circuit thereof | |
| US20240233637A9 (en) | Pixel Circuit and Driving Method Therefor, and Display Panel | |
| US10943545B2 (en) | Pixel circuit and display apparatus | |
| EP3156994A1 (en) | Pixel driver circuit, driving method, array substrate, and display device | |
| CN107564478A (en) | A kind of display panel and its display methods, display device | |
| US10726790B2 (en) | OLED pixel circuit and method for driving the same, display apparatus | |
| US9613566B2 (en) | Driving device and driving method of AMOLED | |
| CN203480807U (en) | Pixel circuit and displayer | |
| CN109300436A (en) | AMOLED pixel-driving circuit and driving method | |
| CN102473376A (en) | Display device | |
| US20170148389A1 (en) | Pixel Circuit | |
| CN103035201A (en) | Organic light-emitting diode pixel circuit, driving method thereof and display panel thereof | |
| CN112951160B (en) | Driving circuit and driving method of display panel, display panel and display device | |
| CN203480808U (en) | Pixel circuit and displayer | |
| US20150070252A1 (en) | Pixel circuit and display | |
| CN110288950A (en) | Pixel array, array substrate and display device | |
| CN105427808B (en) | A kind of pixel-driving circuit and its driving method, display device | |
| CN102956201B (en) | Pixel circuit, driving method and display device of pixel circuit | |
| CN203760050U (en) | Pixel circuit and display device | |
| CN203480809U (en) | Pixel circuit and displayer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20140312 Effective date of abandoning: 20150916 |
|
| AV01 | Patent right actively abandoned |
Granted publication date: 20140312 Effective date of abandoning: 20150916 |
|
| RGAV | Abandon patent right to avoid regrant |