CN203466923U - Dual-channel two-channel video optical transceiver - Google Patents
Dual-channel two-channel video optical transceiver Download PDFInfo
- Publication number
- CN203466923U CN203466923U CN201320091404.7U CN201320091404U CN203466923U CN 203466923 U CN203466923 U CN 203466923U CN 201320091404 U CN201320091404 U CN 201320091404U CN 203466923 U CN203466923 U CN 203466923U
- Authority
- CN
- China
- Prior art keywords
- channel
- data
- cpld
- parallel
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Analogue/Digital Conversion (AREA)
- Optical Communication System (AREA)
Abstract
The utility model provides a dual-channel two-channel video optical transceiver and relates to a video optical fiber transmission transmitting/receiving device. The utility model provides a novel dual-channel digital-to-analog conversion and analog-to-digital conversion technical scheme. According to the dual-channel two-channel video optical transceiver of the utility model, one dual-channel module is respectively adopted at an optical transmitting end and an optical receiving end to replace two modules with the same function. Two paths of analog videos are inputted to A/D converters; two paths of eight-bit data obtained through sampling are inputted to a CPLD; the CPLD outputs 9-bit parallel signals including 8-bit data signals and 1-bit gate signals; the parallel signals are converted to serial data through a transformation device; and the serial data are transmitted to an optical fiber channel through an optical module. A data processing process at the receiving end is a process opposite to the above process; data are receiving by an optical module; the data are deserialized by a deserializer such that parallel data can be obtained; the parallel data are inputted to a CPLD; and the data are finally transmitted to D/A converters, and two paths of analog videos are outputted. With the PCB adopted, one path of analog-to-digital conversion module or digital-to-analog conversion module can be omitted, and therefore, chip and component material cost can be decreased, and the cost of the PCB can be reduced.
Description
Technical field
The utility model relates to a kind of video optical fiber transmitting transceiver device.
Background technology
Video optical multiplexer is exactly the R-T unit of vision signal Optical Fiber Transmission, is divided into optical sender and optical receiver, in engineering application, is to use in pairs.Optical sender is received analog video signal, successively completes A/D conversion and parallel/serial conversion, then serial electric signal is converted to light signal launches for Optical Fiber Transmission; Optical receiver is first reduced to the signal of telecommunication the light signal receiving from optical fiber, then completes serial/parallel conversion and D/A conversion, send screen display to show the analog signal of output.Existing two road optical transmitter and receivers (as figure mono-) contain the independent A/D of two-way or D/A modular converter, by CPLD, control sequential, at one-period gating one road A/D or D/A conversion chip, realize sampling or the reduction of Dui Gai road video data, then at the other road A/D of next cycle gating or D/A conversion chip, realize the A/D of two-path video or D/A conversion.In same circuit board, there is the identical modular design of two-way function in this design, used a large amount of I/O pin of CPLD, taken the large quantity space of pcb board simultaneously, used unnecessary material, in production, wasted manpower, and increasing product design, a series of expenses such as product casing and external packing that produced thus increase.
Summary of the invention
In order to reduce repeated function module design, save material spending, the utility model provides a kind of Novel double-channel digital-to-analogue conversion and modulus conversion technique scheme, two modules that function is identical before replacing by a binary channels modular design.
The technical scheme in the invention for solving the technical problem is: a kind of binary channels two road video optical multiplexers, comprise twin-channel A/D converter, CPLD chip, development of evil in febrile disease device, optical module, deserializer and twin-channel D/A converter, two-way analog video is input in A/D converter, the two-way eight bit data that sampling obtains is input in CPLD chip, CPLD chip is exported 9 parallel-by-bit signals, wherein this 9 parallel-by-bit signal is containing 8 bit data signals and 1 gating signal, parallel signal obtains serial data through development of evil in febrile disease device, through the first optical module, send on fiber channel, receiving terminal is an inverse process, through the second optical module, receive, then by deserializer, unstringed in the parallel data input CPLD chip obtaining, finally be transferred in D/A converter, obtain two-way analog video output signal.
At optical sender end, use double-channel analog/digital conversion chip SC9206 sampling two-way analog video signal, two-way analog video signal connects two analog input pins of chip, after A/D conversion, I/O pin by eight bit data pin parallel output to CPLD (CPLD), one group of 8 position datawire of two-path video data sharing, the channel selecting pin of CPLD control signal access SC9206, each clock cycle is switched a sampling channel, two-path video data be take a clock cycle and as interval, are sent to alternately CPLD, and so far A/D converts; At optical receiving end, use binary channels D/A conversion chip SC9766, the input of chip is 8 output data of CPLD, after D/A conversion, be reduced to analog video signal, this process is the inverse process that above-mentioned A/D transforms, by CPLD, controlled equally the data reduction passage of SC9766, each periodic conversion primary video output channel, the two-path video data that intersect in D/A conversion process are come by same clock frequency sorting, then through D/A, transform and be reduced to video data, so far D/A has transformed.
Adopt this Technical Design pcb board, reduce modulus or the digital-to-analogue conversion module on Liao Yi road, saved the spending of chip and components and parts material, saved the I/O pin of CPLD simultaneously, can use CPLD more cheaply, and pcb board is unnecessary space in a large number, that circuit board can be done is less, to save the expense of shell and external packing.
Accompanying drawing explanation
Fig. 1 is existing optical transmitter and receiver structure chart; As shown in Figure 1, (1) (2) be A/D converter, (3) (8) for CPLD, (4) for serializer, (5) (6) for optical module, (7) deserializer, (9) (10) be D/A converter
Fig. 2 is the utility model optical transmitter and receiver structure chart; (1) be that twin-channel A/D converter, (2) (7) are that CPLD, (3) are that development of evil in febrile disease device, (4) (5) are that optical module, (6) are that deserializer, (8) are twin-channel D/A converter
Fig. 3 is that this uses novel use-case.
Embodiment
In Fig. 1, two-way analog video is input in A/D converter (1) (2), the two-way eight bit data that sampling obtains is input in CPLD (3), CPLD (3) exports 9 parallel-by-bit signals (containing 8 bit data signals and 1 gating signal), parallel signal obtains serial data through development of evil in febrile disease device (4), through optical module (5), sends on fiber channel.Receiving terminal is an inverse process, through optical module (6), receive, then by deserializer (7), unstringed in the parallel data input CPLD (8) obtaining, be finally transferred in D/A converter (9) (10), obtain two-way analog video output signal.
In Fig. 2, two-way analog video is input in A/D converter (1), the two-way eight bit data that sampling obtains is input in CPLD (2), CPLD (2) exports 9 parallel-by-bit signals (containing 8 bit data signals and 1 gating signal), parallel signal obtains serial data through development of evil in febrile disease device (3), through optical module (4), sends on fiber channel.Receiving terminal is an inverse process, through optical module (5), receives, and then by deserializer (6), is unstringed in the parallel data input CPLD (7) obtaining, and is finally transferred in D/A converter (8), obtains two-way analog video output signal.
Fig. 3 is an example of the utility model specific design.Wherein CPLD adopts chip EPM240_TQ100CN, double channel A/D transducer to adopt SC9206, binary channels DA transducer to adopt SC976.
Claims (3)
1. binary channels two road video optical multiplexers, comprise twin-channel A/D converter, CPLD chip, development of evil in febrile disease device, optical module, deserializer and twin-channel D/A converter, it is characterized in that: two-way analog video is input in A/D converter (1), the two-way eight bit data that sampling obtains is input in CPLD chip (2), CPLD chip (2) is exported 9 parallel-by-bit signals, wherein this 9 parallel-by-bit signal is containing 8 bit data signals and 1 gating signal, parallel signal obtains serial data through development of evil in febrile disease device (3), through the first optical module (4), send on fiber channel, receiving terminal is an inverse process, through the second optical module (5), receive, then by deserializer (6), unstringed in the parallel data input CPLD chip (7) obtaining, finally be transferred in D/A converter (8), obtain two-way analog video output signal.
2. binary channels two road video optical multiplexers according to claim 1, it is characterized in that: use double-channel analog/digital conversion chip SC9206 sampling two-way analog video signal, two-way analog video signal connects two analog input pins of chip, after A/D conversion, the I/O pin by eight bit data pin parallel output to CPLD chip.
3. binary channels two road video optical multiplexers according to claim 1, is characterized in that: use binary channels D/A conversion chip SC9766, the input of chip is 8 output data of CPLD chip, after D/A conversion, is reduced to analog video signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320091404.7U CN203466923U (en) | 2013-02-28 | 2013-02-28 | Dual-channel two-channel video optical transceiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320091404.7U CN203466923U (en) | 2013-02-28 | 2013-02-28 | Dual-channel two-channel video optical transceiver |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203466923U true CN203466923U (en) | 2014-03-05 |
Family
ID=50179260
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201320091404.7U Expired - Fee Related CN203466923U (en) | 2013-02-28 | 2013-02-28 | Dual-channel two-channel video optical transceiver |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203466923U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109446578A (en) * | 2018-09-28 | 2019-03-08 | 成都大公博创信息技术有限公司 | A kind of circuit design method of analog/digital and D/A converter |
CN111586390A (en) * | 2020-04-23 | 2020-08-25 | 湖南傲英创视信息科技有限公司 | Processing method, system and storage medium for circularly scanning three-dimensional panoramic video |
-
2013
- 2013-02-28 CN CN201320091404.7U patent/CN203466923U/en not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109446578A (en) * | 2018-09-28 | 2019-03-08 | 成都大公博创信息技术有限公司 | A kind of circuit design method of analog/digital and D/A converter |
CN111586390A (en) * | 2020-04-23 | 2020-08-25 | 湖南傲英创视信息科技有限公司 | Processing method, system and storage medium for circularly scanning three-dimensional panoramic video |
CN111586390B (en) * | 2020-04-23 | 2022-06-17 | 湖南傲英创视信息科技有限公司 | Processing method, system and storage medium for circularly scanning three-dimensional panoramic video |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102662893B (en) | Multifunctional bus data conversion system | |
CN103747220A (en) | Data fiber optic transmission system of universal interface of computer | |
CN201869205U (en) | ARINC 429 bus signal coding and decoding circuit | |
CN105141877A (en) | Programmable device-based signal conversion equipment | |
CN201726404U (en) | KVM optical transmitter and receiver. | |
CN203466923U (en) | Dual-channel two-channel video optical transceiver | |
CN102917213A (en) | System and method for transmitting optical fiber video images | |
CN102799558A (en) | RS422 communication module based on CPCI bus | |
CN102944869A (en) | Radar intermediate-frequency receiving and signal processing board based on TM320C6678 | |
CN201773567U (en) | LVDS signal encoding circuit for display | |
CN204334843U (en) | Single-chip 16 road video multifunctional optical transmitter and receiver | |
CN216905094U (en) | 8K ultra-high definition video encoder with multiple output preview interfaces | |
CN116418866A (en) | FPGA prototype verification system, data transmission method, device and storage medium | |
CN111862885B (en) | Bidirectional data transmission LED control method and system of internal IC and storage medium | |
CN213426354U (en) | Video splitting device | |
CN202374396U (en) | Remote image transmitter | |
CN103941247A (en) | Radar time sequence control system based on CAN bus | |
CN203149574U (en) | One-wire bus data transmission circuit among modules in integrated circuit chip | |
CN205071229U (en) | Digital video fiber transmission system is used in experiment teaching | |
CN209046772U (en) | Video processor and display system | |
CN201398223Y (en) | High-speed data simulation source processing device | |
CN202818282U (en) | Digital audio signal transmission apparatus | |
CN202218307U (en) | 1920*1080 high definition video device | |
CN203984593U (en) | Integrated digital-to-analogue conversion single-chip two road video optical multiplexers | |
WO2007125754A1 (en) | Signal receiving device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
DD01 | Delivery of document by public notice |
Addressee: Henan HMCY Electronic & Technology Co., Ltd. Document name: Notification to Make Rectification |
|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140305 Termination date: 20160228 |
|
CF01 | Termination of patent right due to non-payment of annual fee |