CN203416318U - Network main processor in multipoint transmission equipment system based on SHDSL - Google Patents
Network main processor in multipoint transmission equipment system based on SHDSL Download PDFInfo
- Publication number
- CN203416318U CN203416318U CN201320363156.7U CN201320363156U CN203416318U CN 203416318 U CN203416318 U CN 203416318U CN 201320363156 U CN201320363156 U CN 201320363156U CN 203416318 U CN203416318 U CN 203416318U
- Authority
- CN
- China
- Prior art keywords
- signal input
- transformer
- shdsl
- joining
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Telephonic Communication Services (AREA)
Abstract
The utility model provides a network main processor in a multipoint transmission equipment system based on SHDSL. The structure of the network main processor comprises an LPC1768 ARM, a first 88E6095 switching chip, a second 88E6095 switching chip, a transformer I, a transformer J and a transformer K. The network main processor in the multipoint transmission equipment system based on SHDSL is advantageous in that the equipment system centers on a central office device and is provided with a plurality of remote devices and repeating devices, a multimedia communication network with a radiation radius of tens of kilometers can be established, the communication bandwidth of each twisted pair is adjustable from 128 kbps to 8 Mbps, integrated services such as broadband data (data such as videos, files and faxes) and voices can be transmitted simultaneously, the transmission distance can reach 10 kilometers, and the main processor can further improve the abilities of data transmission and anti-interference of the equipment system.
Description
Technical field
The utility model is
a kind of based in SHDSL multicast communication device systemsnetwork primary processor
, device systems istake twisted-pair feeder as transport vehicle for one, and the integrated digital that integrates packet switching and circuit switching of using up-to-date SHDSL transmission technology to form is communicated by letter
device systems.
Background technology
SHDSL (Single-pair High-speed Digital Subscriber Line, single to line high-speed digital subscriber line, can carry TDM (Time Division Multiplex, time division multiplexing), ATM (Asynchronous Transfer Mode, asynchronous transfer mode), IP (Internet Protocol, Internet Interconnection agreement) or mixed transport, use TC-PAM (Trellis Coded Pulse Amplitude Modulation trellis coded pulse amplitude modulation) coding techniques, circuit antijamming capability is stronger simultaneously, and circuit sending power consumption is lower.Existing equipment exists that transmission range is near, transport service is narrower, stability is not high.
Summary of the invention
The utility model proposes
a kind of based in SHDSL multicast communication device systemsnetwork primary processor
, itsobject is transfer of data and the antijamming capability of lifting means system.
Technical solution of the present utility model:
a kind of based in SHDSL multicast communication device systemsnetwork primary processor, is characterized in that the signal input part of first signal output termination the one 88E6095 exchange chip of LPC1768 ARM, the signal input part of secondary signal output termination the 2nd 88E6095 exchange chip of a LPC1768 ARM,
Corresponding the joining of first signal input/output end of the first signal input/output terminal of the one 88E6095 exchange chip and I transformer, the secondary signal input/output termination Ethernet of I transformer;
Corresponding the joining of first signal input/output end of the secondary signal input/output terminal of the one 88E6095 exchange chip and J transformer, the secondary signal input/output termination Ethernet of J transformer;
Corresponding the joining of first signal input/output end of the first signal input/output terminal of the 2nd 88E6095 exchange chip and K transformer, the secondary signal input/output termination Ethernet of K transformer;
Corresponding the joining of first signal input/output end of the secondary signal input/output terminal of the 2nd 88E6095 exchange chip and L transformer, the secondary signal input/output termination Ethernet of L transformer.
Network board primary processor is selected Cortex-M3 processor LPC1768, the Ethernet switching chip (88E6095) of NXP company.
Advantage of the present utility model: device systems, centered by local side apparatus, is equipped with a plurality of remote equipments and repeating equipment, can set up into the multimedia communication network of tens of kilometers of radiation radius.Every twisted-pair communication bandwidth is that 128kbps is adjustable to 8Mbps.Can transmit the integrated services such as wideband data (data such as video, file, fax), speech, transmission range can reach 10 kilometers simultaneously.Primary processor can lifting means system transfer of data and jamproof ability.
Accompanying drawing explanation
attachedfig. 1 is the structured flowchart based on SHDSL multicast communication device systems;
Accompanying drawing 2 is multicast communication equipment motherboard schematic diagrames;
Accompanying drawing 3 is the control unit schematic diagrames on multicast communication equipment master control plate;
Accompanying drawing 4 is the line control unit schematic diagrames on multicast communication device line plate;
Accompanying drawing 5 is the network primary processor schematic diagram figure on multicast communication device network plate.
Embodiment
Based on SHDSL multicast communication device systems, it is characterized in that adopting the design of cabinet board plug type, comprise multicast communication equipment motherboard, multicast communication equipment master control plate, multicast communication device line plate and a multicast communication device network plate; Described a multicast communication equipment master control plate, multicast communication device line plate and multicast communication device network plate correspondence patch on multicast communication equipment motherboard, and wherein every block of circuit plate is realized two-way twisted-pair feeder ,Si road telephony feature.
Method based on SHDSL multicast communication, comprises
1) on many twisted-pair feeders, carry wideband data and the speech business that is up to 8Mbps simultaneously;
2) every block of circuit plate is processed the HDSL signal of two twisted-pair feeders by two HDSL chips;
3) through ethernet physical layer interface chip, by base plate, deliver to Ethernet exchanging matrix with master control board-to-board information;
4) master processor of master control borad is delivered in PCM speech business by TDM bus by the clock request of master control borad by programming device;
5) telephone signal via telephony interface chip comprise SLIC (Subscriber Line Interface Circuit, user interface circuit/CO (Central Office, telephone wire is delivered in Local Exchange configuration;
6) in the TDM bus between circuit plate and master control except containing above-mentioned PCM speech, every plate also arranges a road HDLC control information, for configuration information and the line status of transmission lines plate;
7) with network board, realize the link layer function of exchange of each circuit plate and master processor and external network, it is formed by two 8 port one 00M Ethernet switching chip cascades.
Modulation-demodulation circuit completes the SHDSL protocol data that far-end is come by Double-strand transmission and carries out demodulation, after demodulation, by Ethernet interface or TDM mouth, outputs to local terminal ethernet device or TDM equipment.By local terminal being modulated into SHDSL agreement and going out by Double-strand transmission of network interface or TDM interface data too, modulation-demodulation circuit mainly consists of 2 PEF24628 simultaneously.
Described network board comprises control circuit, switched circuit, and wherein control circuit is mainly comprised of LPC1768 ARM chip, and switched circuit mainly consists of two exchange chip 88E6095 cascade; Wherein LPC1768 has been used for the initial configuration of two 88E6095 and state-detection, and exchange chip 88E6095 mainly completes the function of exchange of ten road Ethernets.
Described master board comprises acoustic code circuit, logical circuit, master processor, wherein acoustic code main circuit will complete the encoding and decoding speech function of 64K, master processor is connected by HPI mouth with the DSP of acoustic code circuit, by HPI, is realized the program of DSP is downloaded and data interaction; Logical circuit mainly completes the mutual of PCM speech on the DSP of acoustic code circuit and wiring board.
Described master processor is selected FREESCALE communication processor MPC8280, operation Vxworks operating system, it mainly completes the functions such as configuration to each plate, control, monitoring, coordinate the terminal software on plug-in computer, realization, to the management of local side apparatus and monitoring function, can also transmit the remote equipment of appointment and the duties speech between office terminal in real time.Communicating by letter between master processor and office terminal completes via ethernet switching module.
Described acoustic code main circuit will consist of a chip TMS320VC5509 DSP, mainly complete on plug-in computer the PCM encoding and decoding speech function of the 64K of telephone booth on voice and wiring board, by being connected with master processor MPC8280, the FPGA by logical circuit is connected with the interface of wiring board with the speech interface on plug-in computer.
Described logical circuit mainly consists of a slice EP2C8Q208I8 fpga chip, mainly completes some states control functions on the mutual and master control borad of PCM speech on the DSP of acoustic code circuit and wiring board.
Described ethernet switching module is realized the link layer function of exchange of each circuit plate and master processor and external network, it is formed by two 8 port one 00M exchange chip cascades, the actual port using is 13 (two of each circuit plates, one of master processor, two of external interfaces).
The SHDSL signal of two covered wires of described each SHDSL line function resume module, its core is two SHDSL chips, take circuit receive direction as example, grouping information is wherein delivered to Ethernet exchanging matrix through ethernet physical layer interface chip by base plate, three channel time slot information Zhong mono-tunnel duties words are delivered to the master processor of master control borad by TDM bus by the clock request of master control borad by programming device, two-way telephone signal is delivered to telephone wire via telephony interface chip (SLIC/CO is configurable).In TDM bus between line function module and main control module, except the PCM speech that contains above-mentioned duties words, every plate also arranges a road HDLC control information, is mainly used in the configuration information of transmission lines plate and line status etc.
contrast accompanying drawing 2,on multicast communication equipment motherboard, comprise one with the network plate plate position of the master control plate plate position of the corresponding setting of master control plate, and the corresponding setting of network plate and with the polylith circuit plate plate position of the corresponding setting of polylith circuit plate.Motherboard carrying polylith circuit plate, a master control plate, a network plate, for signal path and power path are provided between various plates, and provide the signaling transfer point of plate to panel line-outgoing.
contrast accompanying drawing 3,control unit on multicast communication equipment master control plate, its structure is corresponding the joining of signal input/output terminal of first signal input/output end with the RAM of MPC8280 PowerPC;
The secondary signal input/output end of MPC8280 PowerPC and corresponding the joining of signal input/output terminal of FLASH;
The 3rd signal input/output end of MPC8280 PowerPC and corresponding the joining of first signal input/output terminal of EP2C8Q208I8 FPGA;
The 4th signal input/output end of MPC8280 PowerPC with corresponding joining of first signal input/output terminal of the first ethernet PHY chip; Corresponding the joining of first signal input/output end of the secondary signal input/output terminal of the first ethernet PHY chip and A transformer; The secondary signal input/output termination Ethernet of A transformer;
The 5th signal input/output end of MPC8280 PowerPC and corresponding the joining of first signal input/output terminal of TMS320VC5509 DSP;
The 6th signal input/output termination HDLC of MPC8280 PowerPC;
Corresponding the joining of secondary signal input/output end of the secondary signal input/output terminal of EP2C8Q208I8 FPGA and TMS320VC5509 DSP;
Corresponding the joining of signal input/output end of the 3rd signal input/output terminal of EP2C8Q208I8 FPGA and the first digital junction PHY chip; Corresponding the joining of first signal input of the signal output part of the first digital junction PHY chip and B transformer; The signal I/O termination E1 of B transformer;
The 3rd signal input/output termination PCM speech of TMS320VC5509 DSP;
The master control borad course of work is as follows:
1 control unit of master control board initialization, completes hardware parameter initialization; Set up with wiring board between being connected of HDLC;
2 master control borads send configuration parameter to wiring board by HDLC;
The voice that 3 master control borads receive by TDM bus are sent to the office terminal on computer by ethernet switching module;
4 master control borads receive voice and are sent to TDM bus.
Contrast accompanying drawing 4, the line control unit on multicast communication device line plate, its structure is corresponding the joining of signal input/output terminal of first signal input/output end with the C transformer of a PEF24628 SHDSL module,
The secondary signal input/output end of the one PEF24628 SHDSL module and corresponding the joining of signal input/output terminal of a LPC1768 ARM first,
The 3rd signal input/output end of the one PEF24628 SHDSL module and corresponding the joining of first signal input/output terminal of the second ethernet PHY chip,
The 4th signal input/output end of the one PEF24628 SHDSL module and corresponding the joining of first signal input/output terminal of an EP2C5Q208C8N FPGA,
Corresponding the joining of first signal input/output end of the signal input/output terminal of the one LPC1768 ARM second and the 2nd PEF24628 SHDSL module,
Corresponding the joining of secondary signal input/output end of the signal input/output terminal of the one LPC1768 ARM the 3rd and EP2C5Q208C8N FPGA,
The secondary signal input/output end of the 2nd PEF24628 SHDSL module and corresponding the joining of signal input/output terminal of H transformer,
The 3rd signal input/output terminal of EP2C5Q208C8N FPGA and corresponding the joining of signal input/output end of HDLC;
Corresponding the joining of first signal input/output end of the 4th signal input/output terminal of EP2C5Q208C8N FPGA and the second digital junction PHY chip, a SLIC/CO, the 2nd SLIC/CO; The secondary signal input/output end of the one SLIC/CO, the 2nd SLIC/CO is answered the call respectively;
The signal output part of the second digital junction PHY chip connects the signal input part of E transformer, the signal input/output termination E1 of E transformer;
The 5th signal input/output terminal of EP2C5Q208C8N FPGA respectively with the first signal of the 3rd digital junction PHY chip, Three S's LIC/CO, the 4th SLIC/CO first input/output end is corresponding joins,
The signal input part of the 3rd digital junction PHY chip signal output termination F transformer, the signal input/output termination E1 of F transformer; Join corresponding with phone of secondary signal input/output end of Three S's LIC/CO, the 4th SLIC/CO
The 6th signal I/O termination PCM speech code of EP2C5Q208C8N FPGA;
The 3rd corresponding joining of signal input/output end of the 7th signal input/output terminal of EP2C5Q208C8N FPGA and the 2nd PEF24628 SHDSL module;
Corresponding the joining of first signal input/output end of the secondary signal input/output terminal of the second ethernet PHY chip and D transformer, the secondary signal input/output termination Ethernet of D transformer;
The 4th signal input/output end and three-ethernet PHY chip first signal corresponding the joining of input/output terminal of the 2nd PEF24628 SHDSL module; Corresponding the joining of first signal input/output end of three-ethernet PHY chip secondary signal input/output terminal and G transformer, the secondary signal input/output termination Ethernet of G transformer;
The wiring board course of work is as follows:
1 wiring board control unit initialization, completes hardware parameter initialization, and SHDSL block configuration is mixed transmission modes (TDM and Ethernet), and foundation is connected with the HDLC between master control borad;
2 wiring boards receive the order of master control borad configuration parameter, download SHDSL module SOC (system on a chip);
3 wiring board configuration line speeds, master/slave pattern, talk-back, subscriber phone;
5 wiring boards receive business information (data such as video, file, fax) by ethernet switching module, by SHDSL module, are sent to far-end;
6 wiring boards receive the PCM speech of master control borad by TDM bus, by SHDSL module, be sent to far-end;
The SHDSL module of 7 wiring boards receives remote equipment message by twisted-pair feeder, and business information (data such as video, file, fax) is sent by ethernet switching module, and PCM voice are sent to TDM bus.
Wiring board is selected the primary processor of the Cortex-M3 processor LPC1768 of NXP company, and SHDSL module (PEF24628), FPGA (Field Programmable Gate Array, field programmable gate array) (EP2C5Q208C8N) form.Primary processor mainly completes functions such as the configuration of the SHDSL chip of wiring board, control, monitorings.Coordinate master control borad software, realize the management of this equipment and monitoring function.
In TDM bus between circuit plate and master control borad except containing above-mentioned PCM speech, every plate also arranges a road HDLC (High Level Data Link Control, senior link is controlled) control information, be mainly used in the configuration information of transmission lines plate and line status etc.
Contrast accompanying drawing 5, multicast communication device network plate is furnished with network primary processor, the signal input part of first signal output termination the one 88E6095 exchange chip of the 2nd LPC1768 ARM of this network primary processor, the signal input part of secondary signal output termination the 2nd 88E6095 exchange chip of the one LPC1768 ARM
Corresponding the joining of first signal input/output end of the first signal input/output terminal of the one 88E6095 exchange chip and I transformer, the secondary signal input/output termination Ethernet of I transformer;
Corresponding the joining of first signal input/output end of the secondary signal input/output terminal of the one 88E6095 exchange chip and J transformer, the secondary signal input/output termination Ethernet of J transformer;
Corresponding the joining of first signal input/output end of the first signal input/output terminal of the 2nd 88E6095 exchange chip and K transformer, the secondary signal input/output termination Ethernet of K transformer;
Corresponding the joining of first signal input/output end of the secondary signal input/output terminal of the 2nd 88E6095 exchange chip and L transformer, the secondary signal input/output termination Ethernet of L transformer.
Network board primary processor is selected Cortex-M3 processor LPC1768, the Ethernet switching chip (88E6095) of NXP company.
This equipment is by above method, and every twisted-pair communication bandwidth is that 128kbps is adjustable to 8Mbps.Can transmit the integrated services such as wideband data (data such as video, file, fax), speech, transmission range can reach 10 kilometers simultaneously.
Claims (1)
1. the network primary processor based in SHDSL multicast communication device systems, the signal input part that it is characterized in that first signal output termination the one 88E6095 exchange chip of LPC1768 ARM, the signal input part of secondary signal output termination the 2nd 88E6095 exchange chip of LPC1768 ARM
Corresponding the joining of first signal input/output end of the first signal input/output terminal of the one 88E6095 exchange chip and I transformer, the secondary signal input/output termination Ethernet of I transformer;
Corresponding the joining of first signal input/output end of the secondary signal input/output terminal of the one 88E6095 exchange chip and J transformer, the secondary signal input/output termination Ethernet of J transformer;
Corresponding the joining of first signal input/output end of the first signal input/output terminal of the 2nd 88E6095 exchange chip and K transformer, the secondary signal input/output termination Ethernet of K transformer;
Corresponding the joining of first signal input/output end of the secondary signal input/output terminal of the 2nd 88E6095 exchange chip and L transformer, the secondary signal input/output termination Ethernet of L transformer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320363156.7U CN203416318U (en) | 2013-06-24 | 2013-06-24 | Network main processor in multipoint transmission equipment system based on SHDSL |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320363156.7U CN203416318U (en) | 2013-06-24 | 2013-06-24 | Network main processor in multipoint transmission equipment system based on SHDSL |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203416318U true CN203416318U (en) | 2014-01-29 |
Family
ID=49979172
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201320363156.7U Expired - Lifetime CN203416318U (en) | 2013-06-24 | 2013-06-24 | Network main processor in multipoint transmission equipment system based on SHDSL |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203416318U (en) |
-
2013
- 2013-06-24 CN CN201320363156.7U patent/CN203416318U/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103297636B (en) | A kind of based on SHDSL multicast communication device systems and method | |
| CN103326746B (en) | Broadband remote-transmission centralized control system based on multiple SHDSLs | |
| CN203416318U (en) | Network main processor in multipoint transmission equipment system based on SHDSL | |
| CN203416255U (en) | Control unit in multipoint transmission equipment system based on SHDSL | |
| CN203416316U (en) | Line control unit in multipoint transmission equipment system based on SHDSL | |
| CN107257422A (en) | A kind of VOIP bimodulus gateway system | |
| CN203416315U (en) | Multipoint transmission equipment system based on SHDSL | |
| CN203416254U (en) | Broadband remote transmission centralized control system based on multipath SHDSL | |
| CN203416314U (en) | Repeating equipment in broadband remote transmission centralized control system based on multipath SHDSL | |
| CN102118525B (en) | Mine broadcasting telephone system based on VoIP (Voice over Internet Phone) | |
| CN203416274U (en) | Central office equipment in broadband remote transmission centralized control system based on multipath SHDSL | |
| CN101073245B (en) | Adapter for switching a telecommunication terminal and method | |
| JP2016521479A (en) | A system that provides the Internet and a general telephone at the same time | |
| CN107105110A (en) | A kind of calling-control method based on PSTN | |
| CN203416317U (en) | Remote equipment in broadband remote transmission centralized control system based on multipath SHDSL | |
| CN101909128B (en) | Communication system and corresponding communication method | |
| CN1232073C (en) | Method and equipment for implementing service interchanging between subnet of synchronous digital transmission system | |
| CN202334688U (en) | Passive isolation communication device of public switched telephone network (PSTN) terminal device | |
| RU58834U1 (en) | INTERNAL COMMUNICATION, COMMUTATION AND MANAGEMENT EQUIPMENT | |
| CN201533408U (en) | Small PCM terminal | |
| CN208369780U (en) | A kind of networking interface of DTS full-digital instruction sound-amplification intercommunication system | |
| CN202340257U (en) | Wire-based remote data-speech-transmission apparatus | |
| CN200941627Y (en) | ISDN digital user's boards | |
| CN201029235Y (en) | Wireless synthetic access equipment | |
| CN209472658U (en) | A kind of voice gateways |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20140129 |