CN203377964U - Audio and video delayer possessing two-period time delay function - Google Patents
Audio and video delayer possessing two-period time delay function Download PDFInfo
- Publication number
- CN203377964U CN203377964U CN201320477576.8U CN201320477576U CN203377964U CN 203377964 U CN203377964 U CN 203377964U CN 201320477576 U CN201320477576 U CN 201320477576U CN 203377964 U CN203377964 U CN 203377964U
- Authority
- CN
- China
- Prior art keywords
- module
- interface
- sdi
- delayer
- sound
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Studio Circuits (AREA)
Abstract
The utility model relates to a delayer and especially relates to an audio and video delayer possessing a two-period time delay function. In current products of a same kind, a same bus is used to carry out monitoring and broadcasting so that broadcasting security is low when the delayer carries out emergency processing during time delay and there are a lot of effective video and audio data. By using the delayer of the utility model, the above problems are solved. The delayer of the utility model comprises a central processing unit. A PGM bus, a PST bus and an auxiliary module are solidified in the central processing unit. The auxiliary module is formed by a display unit, a control unit and a communication unit. The central processing unit is electrically connected with a time-delay module. According to the delayer of the utility model, through the PGM bus, the PST bus and the auxiliary module which are solidified in the central processing unit, and the time-delay module, problems that the same bus is used to carry out monitoring and broadcasting in the current products of the same kind so that broadcasting security is low when the delayer carries out emergency processing during time delay or the large amount of the effective video and audio data during a time-delay process is wasted are solved.
Description
Technical field
The utility model relates to a kind of delayer, especially a kind of sound, video delayer with two section delay functions.
Background technology
At present, in radio, TV and film industries, mainly there is following shortcoming in similar digital video-audio solid time delayer product:
1. without independent time delay monitoring bus.Usually supervise and broadcast as the same bus, and supervise interface before time delay only is provided or after time delay.In the low or waste time delay process of the fail safe of broadcasting while causing delayer to do emergency processing in time delay, effectively video/audio is many;
2. the emergency processing mode provided is single or be not suitable for the environment for use of domestic broadcasting and TV.Mostly be at present quiet, outside these functions of auxiliary video that directly provide are provided;
3. delay time is short, can not meet the instructions for use of professional radio, TV and film industries.Current most solid time delayer maximum delay time is 3 minutes (during the time delay high-definition signal), but be generally 4 minutes in the actual use in TV station studio, (during the time delay high-definition signal) is above proper.
Summary of the invention
For the weak point existed in the problems referred to above, main purpose of the present utility model is to provide a kind of sound, video delayer with two section delay functions, take and solve in current like product that to supervise with broadcast be the same bus, when causing delayer to do emergency processing in time delay, effective many problems of video/audio in the low or waste time delay process of the fail safe of its broadcast.
For achieving the above object, the utility model provides a kind of sound, video delayer with two section delay functions, comprise CPU, be solidified with PGM bus, PST bus and supplementary module in described CPU, described supplementary module consists of display unit, control unit and communication unit, and described CPU is electrically connected to the time delay module.
Above-mentioned sound, video delayer with two section delay functions, wherein, described time delay module consists of a plurality of DDR module group units.
Above-mentioned sound, video delayer with two section delay functions, wherein, also comprise that the balanced interface of matrix switcher, SDI, the SDI that are electrically connected to described CPU respectively drive interface group, pad module, the picture segmentation unit, frame synchronization process unit and audio frequency add, the de-embedding module.
Above-mentioned sound, video delayer with two section delay functions, wherein, the input of described matrix switcher is electrically connected to the output of described CPU, and the output of described matrix switcher drives the input of interface group to be electrically connected to described SDI.
Above-mentioned sound, video delayer with two section delay functions, wherein, the output of the balanced interface of described SDI is electrically connected to the input of described CPU, comprise primary input SDI interface and auxiliary SDI interface, described primary input SDI interface, described auxiliary SDI interface and synchronizing signal are extracted interface and are formed stimulus part.
Above-mentioned sound, video delayer with two section delay functions, wherein, it is segment signal output that described SDI drives interface group, its input is electrically connected to the output of described matrix switcher, comprises SDI ring outgoing interface before main SDI interface after time delay, time delay, constant time lag SDI interface, dual-delay SDI interface.
Above-mentioned sound, video delayer with two section delay functions, wherein, described pad module comprises solid-state pad storage module and the module of pad collection in real time, in described solid-state pad storage module, is built-in with the SSD hard disk, and it is the DDR module that described real-time pad gathers module.
Above-mentioned sound, video delayer with two section delay functions, wherein, described audio frequency adds, the de-embedding module is by audio frequency embedding module and audio frequency de-embedding module composition, the output of described audio frequency embedding module is electrically connected to the input of described CPU, and the input of described audio frequency de-embedding module is electrically connected to the output of described CPU.
Above-mentioned sound, video delayer with two section delay functions, wherein, described CPU also is connected with human-computer interaction interface, and described human-computer interaction interface comprises LCDs and keyboard.
Compared with prior art, the utlity model has following advantage:
1, by being solidificated in PGM bus, PST bus and the supplementary module in CPU, to broadcast effective video/audio in safe and waste time delay and seldom accomplish perfect combination, take and solve in current like product that to supervise with broadcast be the same bus, when causing delayer to do emergency processing in time delay, effective many problems of video/audio in the low or waste time delay process of the fail safe of its broadcast;
2, by solid-state pad storage module and the module of pad collection in real time, to realize " only using the pad video ", " only using the pad audio frequency " and " using the pad Audio and Video " pattern, be applicable to the requirement of broadcast, studio environment for use in domestic, external TV station fully, and, while fortuitous event occurring at the scene, integrality and fail safe that on-site signal broadcasts have in real time farthest been guaranteed;
3, the time delay module is for the buffer memory mass data, to realize delay time and the two section time delay output without the compression overlength, delay time and adaptivity by overlength, reach and exceed the actual operation requirements of current studio, broadcast environment, reduced program, the processing pressure of technical operation personnel when fortuitous event appears in signal simultaneously;
4, not only allow by the picture segmentation unit to supervise link simpler, and the cost performance of product is improved greatly, saved the design and use cost of system;
5, by audio frequency add, the de-embedding module, to support outside independently 4 vocal tract analog audio frequency embeddings and de-embedding or the independently embedding of 4 groups of AES audio frequency and de-embedding, and provide independently dual track simulation or AES audio select.
The accompanying drawing explanation
Fig. 1 is schematic diagram of the present utility model.
The main element symbol description is as follows:
The balanced interface 3-SDI of 1-CPU 2-SDI drives interface group
The solid-state pad storage of 4-audio frequency embedding module 5-audio frequency de-embedding module 6-module
The real-time pad of 7-gathers module 8-picture segmentation unit 9-matrix switcher
10-frame synchronization process unit 11-synchronizing signal is extracted interface 12-keyboard
13-LCDs 14-supplementary module 15-time delay module
Embodiment
As shown in Figure 1, the utility model provides a kind of sound, video delayer with two section delay functions, comprise CPU 1, and drive interface group 3, time delay module 15, pad module with the balanced interface 2 of the matrix switcher 9, the SDI that are electrically connected to CPU 1 respectively, SDI, picture segmentation unit 8, frame synchronization process unit 10 adds with audio frequency, the de-embedding module.
Wherein, be solidified with PGM bus (not shown), PST bus (not shown) and supplementary module 14 in CPU 1, this supplementary module 14 consists of display unit, control unit and communication unit.Wherein, the display module GU128X32D that display unit is NORITAKE company.CPU has in operations such as the function treatment that completes all modules, scheduling, control, distribution, and CPU is ALTERA programmable logic device Stratix series.
The output of the balanced interface 2 of SDI is electrically connected to the input of CPU 1, comprise primary input SDI interface and auxiliary SDI interface, primary input SDI interface, auxiliary SDI interface and synchronizing signal are extracted the input interface that interface 11 forms in stimulus part.Synchronizing signal is extracted the valid data of the reservation image that interface 11 is harmless and whole auxiliary region data, adopts a plurality of frame synchronization process modules, with the stability that improves system with realize phase place adjustment, the AL460 that frame synchronization module is AVERLOGIC company.
It is segment signal output that SDI drives interface group 3, its input is electrically connected to the output of matrix switcher 9, comprise SDI ring outgoing interface before main SDI interface after time delay, time delay, constant time lag SDI interface, dual-delay SDI interface, it is in segment signal output that SDI drives interface group.
Audio frequency adds, the de-embedding module consists of audio frequency embedding module 4 and audio frequency de-embedding module 5, audio frequency embedding module adopts audio sample rate conversion and the interface chip CS8420 of CIRCUS LOGIC company, the output of audio frequency embedding module is electrically connected to the input of CPU, and audio frequency embedding module is the another one functional module in stimulus part.The input of audio frequency de-embedding module is electrically connected to the output of CPU, and audio frequency de-embedding module is the another one functional module in stimulus part.By audio frequency add, the de-embedding module, to support outside independently 4 vocal tract analog audio frequency embeddings and de-embedding or the independently embedding of 4 groups of AES audio frequency and de-embedding, and provide independently dual track simulation or AES audio select.
The time delay module is by for the buffer memory mass data, adopts unique Processing Algorithm to realize being accurate to the binary channels time delay output function of frame, but and self adaptation carry out the time delay output of SDI-SDI to tens kinds of signal formats such as 3G-SDI.Realize delay time and two section time delay output without the compression overlength in limited space, the time delay module adopts the DDR3DIMM of MICRON company as medium.
The pad module comprises solid-state pad storage module 6 and the module 7 of pad collection in real time, be built-in with the large capacity SSD hard disk UGB94XJQXXXXXX of UNIGEN company in solid-state pad storage module, can upload material by network, can be edited, process, export the multi-modulation scheme sdi signal, for solid-state pad playing function.Pad gathers module and is all the DDR module in real time.The module of pad collection in real time adopts real-time pad to gather the DDR3DIMM-MT16JTF1G64DDR3 hardware module group unit DDR3 hardware module group unit that module adopts MICRON company, delay algorithm adds control logic cleverly, can realize being accurate to frame, can adjust arbitrarily into go out a little, without gathering outside sdi signal compressively, for realizing the pad function.
The DSP-PNX1005 of picture segmentation unit 8 hardware using NXP companies, adopt advanced deinterlacer, scaler, filter, mixer algorithm, and stackable audio frequency post and UMD information etc. can realize nearly demonstration, the scheduling of 5 road signals.
CPU also is connected with human-computer interaction interface, and human-computer interaction interface comprises LCDs 13 and button 12.
Technical indicator of the present utility model is as follows:
The digital video input:
Input interface: 3*SD/HDSDI, BNC connects
Impedance: 75 Europe
Form: SD-SDI625i50, SMPTE259M-C; 270Mb/s
HD-SDI1080i50, SMPTE292M; 1.485Gbps maximum input range: be greater than 450mV
Maximum length of cable: SD<150M (Belden1694A)
HD<80M(Belden1694A)
The audio frequency input:
Input interface: 4*AES/Analog Audio
Interface type: Mini XLR
Impedance: Europe, 110 Europe (AES)/600 (Analog Audio)
Reference input:
Signal type: PAL/NTSC/Tri-level
Input interface: 1*BNC
Impedance: 75 Europe
Digital video output:
Output interface: 6*SD/HD-SDI, BNC connects
Impedance: 75 Europe
Form: SMPTE292M; 1.485Gbps
SMPTE259M-C;270Mb/s
Signal amplitude: 800mV ± 10%
Overshoot: ﹤ 80mV
Shake: ﹤ 740ps
Audio frequency output:
Input interface: 6*AES/Analog Audio
Interface type: Mini XLR
Impedance: Europe, 110 Europe (AES)/600 (Analog Audio)
Control:
Control interface: 2*Network, 1*RS232,1*Remote,
Interface type: 2*RJ45,1*DB26
Power consumption:
Equipment power dissipation: 2x120W
Specification: 440mm * 320mm * 44mm
Remote control panel:
Control:
Control interface: 2*Remote
Interface type: 2*DB26
Power consumption:
Equipment power dissipation: 1x5W
Specification: 440mm * 110mm * 44mm
Only as described above, be only preferred embodiment of the present utility model, professional who are familiar with this art such as. after understanding technological means of the present utility model, natural energy, according to actual needs, is changed under instruction of the present utility model.Therefore all equal variation and modifications of doing according to the utility model claim, once should still belong in the scope that the utility model patent contains.
Claims (9)
1. one kind has pair sound, the video delayer of section delay functions, comprise CPU, it is characterized in that, be solidified with PGM bus, PST bus and supplementary module in described CPU, described supplementary module consists of display unit, control unit and communication unit, and described CPU is electrically connected to the time delay module.
2. sound, the video delayer with two section delay functions according to claim 1, is characterized in that, described time delay module consists of a plurality of DDR module group units.
3. sound, the video delayer with two section delay functions according to claim 2, it is characterized in that, also comprise that the balanced interface of matrix switcher, SDI, the SDI that are electrically connected to described CPU respectively drive interface group, pad module, the picture segmentation unit, frame synchronization process unit and audio frequency add, the de-embedding module.
4. sound, the video delayer with two section delay functions according to claim 3, it is characterized in that, the input of described matrix switcher is electrically connected to the output of described CPU, and the output of described matrix switcher drives the input of interface group to be electrically connected to described SDI.
5. sound, the video delayer with two section delay functions according to claim 4, it is characterized in that, the output of the balanced interface of described SDI is electrically connected to the input of described CPU, comprise primary input SDI interface and auxiliary SDI interface, described primary input SDI interface, described auxiliary SDI interface and synchronizing signal are extracted interface and are formed stimulus part.
6. sound, the video delayer with two section delay functions according to claim 5, it is characterized in that, it is segment signal output that described SDI drives interface group, its input is electrically connected to the output of described matrix switcher, comprises SDI ring outgoing interface before main SDI interface after time delay, time delay, constant time lag SDI interface, dual-delay SDI interface.
7. sound, the video delayer with two section delay functions according to claim 6, it is characterized in that, described pad module comprises solid-state pad storage module and the module of pad collection in real time, be built-in with the SSD hard disk in described solid-state pad storage module, it is the DDR module that described real-time pad gathers module.
8. sound, the video delayer with two section delay functions according to claim 7, it is characterized in that, described audio frequency adds, the de-embedding module is by audio frequency embedding module and audio frequency de-embedding module composition, the output of described audio frequency embedding module is electrically connected to the input of described CPU, and the input of described audio frequency de-embedding module is electrically connected to the output of described CPU.
9. according to arbitrary described sound, video delayer with two section delay functions in claim 1 to 8, it is characterized in that, described CPU also is connected with human-computer interaction interface, and described human-computer interaction interface comprises LCDs and button.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320477576.8U CN203377964U (en) | 2013-08-06 | 2013-08-06 | Audio and video delayer possessing two-period time delay function |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320477576.8U CN203377964U (en) | 2013-08-06 | 2013-08-06 | Audio and video delayer possessing two-period time delay function |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203377964U true CN203377964U (en) | 2014-01-01 |
Family
ID=49840464
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201320477576.8U Expired - Lifetime CN203377964U (en) | 2013-08-06 | 2013-08-06 | Audio and video delayer possessing two-period time delay function |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203377964U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104869466A (en) * | 2015-05-14 | 2015-08-26 | 无锡天脉聚源传媒科技有限公司 | Video playing control method and device |
CN113271417A (en) * | 2021-07-02 | 2021-08-17 | 北京格非科技股份有限公司 | Double-bus time delayer and time delaying method for 4K ultra-high definition signals |
-
2013
- 2013-08-06 CN CN201320477576.8U patent/CN203377964U/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104869466A (en) * | 2015-05-14 | 2015-08-26 | 无锡天脉聚源传媒科技有限公司 | Video playing control method and device |
CN113271417A (en) * | 2021-07-02 | 2021-08-17 | 北京格非科技股份有限公司 | Double-bus time delayer and time delaying method for 4K ultra-high definition signals |
CN113271417B (en) * | 2021-07-02 | 2022-11-15 | 北京格非科技股份有限公司 | Double-bus delayer and method for 4K ultra-high definition signal |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI337041B (en) | ||
CN204761591U (en) | Teaching is with interactive recorded broadcast system of full -automatic high definition | |
CN205726099U (en) | The video matrix system that a kind of multi-format video signal is switched fast | |
CN203118262U (en) | Operation teaching system adopted in hospitals | |
CN105120184B (en) | A kind of HD video based on FPGA is seamless matrix system | |
CN101778204B (en) | 3G-SDI high-definition digital audio/video delay system | |
CN101847220A (en) | Digital court trial control device | |
CN203377964U (en) | Audio and video delayer possessing two-period time delay function | |
CN107846557B (en) | A kind of acquisition distribution method, system and the storage device of multichannel audio-video frequency signal | |
CN206472189U (en) | A kind of ultra high-definition VR solid time delayers based on fpga chip module | |
CN109644290B (en) | Data switching device, data acquisition device, system and method | |
CN205160700U (en) | Look audio frequency recorder with resolution ratio automated inspection and adjustment function | |
CN105898235B (en) | The remote access system of OSCE Objective Structured Clinical Examination | |
CN107682673A (en) | A kind of method that 4KHDR and HDSDR signals are supervised based on GPU and video IO cards simultaneously | |
CN202334750U (en) | High-definition AV (Audio/Video) trial system | |
CN204697189U (en) | A kind of AHD simulates HD video transducer | |
CN102790863B (en) | Video rebroadcast soft handoff system and method | |
CN202275593U (en) | Circuit for achieving double-circuit video picture in picture function in video monitoring | |
CN209330214U (en) | The presentation-guiding device of multichannel live streaming | |
CN204575844U (en) | A kind of New Type Radar information acquisition apparatus | |
CN104168509B (en) | Program editing method applicable to environment with various material sources | |
CN201467272U (en) | Hard disk broadcast subsystem structure of compact whole station network system | |
CN204697215U (en) | Video capture device | |
CN105578309A (en) | Network live broadcasting system and live broadcasting method | |
CN201467270U (en) | News/production subsystem structure of compact whole station network system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee | ||
CP01 | Change in the name or title of a patent holder |
Address after: 100085 Beijing city Haidian District East Road No. 1, block A 603 Yingchuang power Patentee after: BEIJING GEFEI TECHNOLOGY CO.,LTD. Address before: 100085 Beijing city Haidian District East Road No. 1, block A 603 Yingchuang power Patentee before: BEIJING GEFEI TECHNOLOGY Co.,Ltd. |
|
CX01 | Expiry of patent term | ||
CX01 | Expiry of patent term |
Granted publication date: 20140101 |