CN203276401U - Multifunctional code keyboard - Google Patents
Multifunctional code keyboard Download PDFInfo
- Publication number
- CN203276401U CN203276401U CN 201320184974 CN201320184974U CN203276401U CN 203276401 U CN203276401 U CN 203276401U CN 201320184974 CN201320184974 CN 201320184974 CN 201320184974 U CN201320184974 U CN 201320184974U CN 203276401 U CN203276401 U CN 203276401U
- Authority
- CN
- China
- Prior art keywords
- electrically connected
- peripheral bus
- module
- vlsi
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Input From Keyboards Or The Like (AREA)
Abstract
The utility model relates to the technical field of financial electronic information, and particularly discloses a multifunctional code keyboard. The multifunctional code keyboard comprises a shell body, a system controller and a power source power supply module, and further comprises a core processor, a keyboard module, a liquid crystal module and a magnetic stripe reading module, wherein the system controller is arranged in the shell body, the power source power supply module is electrically connected with the system controller, and the keyboard module, the liquid crystal module and the magnetic stripe reading module are electrically connected with the core processor through VLSI peripheral buses. One end of the system controller is electrically connected with the VLSI peripheral buses, and the core processor adopts an ARM7 single-chip microcomputer. The multifunctional code keyboard is strong in function, low in power dissipation and good in performance and has good user experience.
Description
Technical field
The utility model relates to the Electronic Finance areas of information technology, relates in particular to a kind of multi-functional code keypad.
Background technology
Code keypad is one of requisite computer peripheral of financial POS, be widely used in the service industries such as communication, government, traffic, government, industry and commerce, the tax, supermarket, coordinating logical middle use of banking system, POS machine and management system, is mainly to input password.Along with bank card user's day by day prevailing with bankcard consumption of increasing, code keypad more and more obtains people's concern.Existing code keypad function is comparatively single, and power consumption is higher, and whole aircraft reliability and user experience and await improving.
The utility model content
The purpose of this utility model is, proposes a kind of multifunction cipher keyboard, not only has the function of conventional cipher keyboard, has increased simultaneously magnetic strip reading, the functions such as IC-card read-write, and it is powerful, and is low in energy consumption and performance good.
For achieving the above object, the utility model provides a kind of multifunction cipher keyboard, it comprises: housing, the power supply module of being located at the interior system controller of housing and being electrically connected with system controller, and it also comprises a core processor, passes through Keysheet module, Liquid Crystal Module and the magnetic strip reading module of VLSI peripheral bus and core processor electric connection; Described system controller one end and VLSI peripheral bus are electrically connected, and core processor adopts the ARM7 single-chip microcomputer.
Wherein, described system controller one end is electrically connected with a phase-locked loop, and this system controller other end also is electrically connected respectively a crystal oscillator and system reset circuit.
In the utility model, it is the ARM732 position single-chip microcomputer of LPC2144 that described core processor adopts model, this core processor also is electrically connected with a local bus, and this local bus also is connected with a static RAM, bootstrap block, crypto key memory and program storage.
Moreover described core processor is provided with test/debugging interface, and this test/debugging interface one end and a jtag interface are electrically connected; This core processor also is electrically connected with a system bus, is electrically connected by an AHB-TO-APB bridge between this system bus and VLSI peripheral bus.
In the utility model, described Keysheet module is electrically connected by a keyboard scan input port and VLSI peripheral bus; Liquid Crystal Module is electrically connected by a liquid crystal drive port and VLSI peripheral bus; The magnetic strip reading module is electrically connected by an interrupting channel and VLSI peripheral bus.
Further, described VLSI peripheral bus also is electrically connected with 4-bit DIP switch, and this 4-bit DIP switch arranges input and GPIO and VLSI peripheral bus by one and is electrically connected.
In addition, described VLSI peripheral bus also is electrically connected with pilot lamp and hummer, and this pilot lamp and hummer are by a pilot lamp and hummer output port and the electric connection of VLSI peripheral bus; This VLSI peripheral bus also is electrically connected with voice and hummer module, and these voice and hummer module are electrically connected by a decoding scheme, voice and hummer output port and VLSI peripheral bus successively.
Further, described VLSI peripheral bus also is electrically connected with 12C interface, USB mouth and a UART mouth, and this 12C interface is electrically connected with serial EEPROM, and the USB mouth is electrically connected with USB interface, and a UART mouth is electrically connected with main communication port.
In the utility model, described VLSI peripheral bus also is electrically connected with the 2nd UART mouth, and the 2nd UART mouth is electrically connected with interface switching control circuit, and this interface switching control circuit is electrically connected with a contact-type IC card module interface and non-contact IC card module interface respectively.
In addition, described VLSI peripheral bus also is electrically connected with real-time clock, house dog, external unit and timer, and described real-time clock one end also is electrically connected with a button cell.
Multifunction cipher keyboard of the present utility model, it not only has the function of conventional cipher keyboard, increased simultaneously magnetic strip reading, the functions such as IC-card read-write, powerful, the functions such as also standard configuration magnetic strip reading and state demonstration, the demonstration of LCD single color LCD, code keypad input, it takes full advantage of the abundant internal resource of ARM732 position single-chip microcomputer simultaneously, has simplified peripheral circuit, has reduced Overall Power Consumption, improved whole aircraft reliability, having preferably, the user experiences.
Description of drawings
In order to be illustrated more clearly in the utility model embodiment or technical scheme of the prior art, the below will do to introduce simply to the accompanying drawing of required use in embodiment or description of the Prior Art, apparently, accompanying drawing in the following describes is only embodiment more of the present utility model, for those of ordinary skills, under the prerequisite of not paying creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is the modular structure schematic diagram of a kind of specific embodiment of the utility model multifunction cipher keyboard.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, the technical scheme in the utility model embodiment is clearly and completely described, obviously, described embodiment is only the utility model part embodiment, rather than whole embodiment.Based on the embodiment in the utility model, those of ordinary skills are not making the every other embodiment that obtains under the creative work prerequisite, all belong to the scope of the utility model protection.
As shown in Figure 1, the utility model provides a kind of multifunction cipher keyboard, it comprises: housing (not shown), the power supply module 20 of being located at the system controller 10 in housing and being electrically connected with system controller 10, it also comprises a core processor 30, by the VPB(VLSI peripheral bus) 40 Keysheet module 31, Liquid Crystal Module 32 and the magnetic strip reading modules 33 that are electrically connected with core processor 30; Described system controller 30 1 ends and VLSI peripheral bus 40 are electrically connected, and core processor 30 adopts the ARM7 single-chip microcomputer.Multifunction cipher keyboard of the present utility model, it takes full advantage of the abundant internal resource of ARM7 single-chip microcomputer, has simplified peripheral circuit, has reduced Overall Power Consumption, has improved whole aircraft reliability.
Wherein, described system controller 10 1 ends are electrically connected with a phase-locked loop (PLL:Phase Locked Loop) 12, and this phase-locked loop 12 is used for the unified integration time pulse signal, make the access data that internal memory can be correct.These system controller 10 other ends also are electrically connected respectively a crystal oscillator 14 and system reset circuit (RST) 16.In the utility model, this system controller 10 not only can provide system clock, also can do total line traffic control simultaneously.Power supply 20 can adopt outside DC12V Switching Power Supply 22 power supplies, and inside is reduced to DC5V and DC3.3V power supply by the DC-DC module successively with DC12V, can also adopt the LC low-pass filtering to reduce electromagnetic interference (EMI).
In the utility model, it is the ARM732 position single-chip microcomputer of LPC2144 that described core processor 30 can adopt model, this core processor 30 also is electrically connected with a local bus 50, and this local bus 50 also is connected with a static RAM (SRAM:Static RAM) 52, bootstrap block (Boot Block) 54, crypto key memory 56 and program storage 58.Wherein, described static RAM 52 is a kind of internal memories with static access facility, does not need refresh circuit can preserve the data of its storage inside.Bootstrap block 54 is located on mainboard, is stored with the minimum instruction collection for guiding.Crypto key memory 56 can adopt encryption equipment or have the key master card of safeguard protection, to be used for storage key.Program storage 58 can adopt the FLASH storer, to be used for the storage application program.
Moreover described core processor 30 is provided with test/debugging interface 34, and these test/debugging interface 34 1 ends and combined testing action group (JTAG:Joint Test Action Group) interface 342 are electrically connected.This core processor 30 also is electrically connected with a system bus (AHB:Advanced High performance Bus) 302, is electrically connected by an AHB-TO-APB bridge 304 between this system bus 302 and VLSI peripheral bus 40.System bus 302 is mainly used in the connection between the high-performance module, AHB-TO-VPB bridge 304 be on the AHB high-speed bus from module, it is also the unique main equipment of VPB peripheral bus, the interface of high-speed bus to the VPB bus of low speed low-power consumption is provided, has mainly completed the AHB host-host protocol to the translation function of VPB host-host protocol.
In the utility model, described Keysheet module 31 is electrically connected by a keyboard scan input port 312 and VLSI peripheral bus 40.This Keysheet module 31 comprises digital 0-9 input, removing, acknowledgement key, function key commonly used.Described Liquid Crystal Module 32 is electrically connected by a liquid crystal drive port 322 and VLSI peripheral bus 40.This Liquid Crystal Module 32 can adopt the LCD liquid crystal display, makes the function that the state that the utlity model has shows and the LCD single color LCD shows.Described magnetic strip reading module 33 is electrically connected by an interrupting channel 332 and VLSI peripheral bus 40.This magnetic strip reading module 33 can adopt two-sided magnetic stripe read module, its adopt special-purpose magnetic card decoding chip to the ultra-weak electronic signal that picks up amplify, filtering, shaping and be decoded into digital signal, thereby realize two-sided swiping the card, user-friendly, improve the user and experience.
Further, described VLSI peripheral bus 40 also is electrically connected with 4-bit DIP switch 41, and this 4-bit DIP switch 41 by one, input is set and bus extender (GPIO:General Purpose Input Output) 412 is electrically connected with VLSI peripheral bus 40.In addition, described VLSI peripheral bus 40 also is electrically connected with pilot lamp and hummer 42, and this pilot lamp and hummer 42 are electrically connected with VLSI peripheral bus 40 by a pilot lamp and hummer output port 422; This VLSI peripheral bus 40 also is electrically connected with voice and hummer module 43, and these voice and hummer module 43 are electrically connected by a decoding scheme 432, voice and hummer output port 434 and VLSI peripheral bus 40 successively.This pilot lamp and hummer 42, voice and hummer module 43 are used for pointing out different duties.
Further, described VLSI peripheral bus 40 also is electrically connected with 12C interface 44, USB mouth 45 and the first Universal Asynchronous Receiver ﹠ dispensing device (UART:Universal Asynchronous Receiver/Transmitter) mouth 46, this 12C interface 44 is electrically connected with serial EEPROM (Electrically Erasable Programmable Read Only Memo) (EEPROM:Electrically Erasable Programmable Read-Only Memory) 442, USB mouth 45 is electrically connected with USB interface 452, the one UART mouths 46 and is electrically connected with main communication port 462.Described 12C interface 44 is used for external serial EEPROM chip, is used for preserving configuration information.The setting of USB mouth 45 and a UART mouth 46 can facilitate access host.In the utility model, described VLSI peripheral bus 40 also is electrically connected with the 2nd UART mouth 47, the 2nd UART mouth 47 is electrically connected with interface switching control circuit 48, and this interface switching control circuit 48 is electrically connected with a contact-type IC card module interface 482 and non-contact IC card module interface 484 respectively.This contact-type IC card module interface 482 is used for completing the information interaction to the contact type CPU card that meets the ISO7816/PBOC2.0/EMV2000 standard, and non-contact IC card module interface 484 is used for completing the information interaction to the contact type CPU card that meets the ISO14443/PBOC2.0 standard.
In addition, the VLSI peripheral bus 40 in the utility model also is electrically connected with real-time clock 401, house dog 402, external unit 403 and timer 404, and described real-time clock 401 1 ends also are electrically connected with a button cell 405.
The above is only preferred embodiment of the present utility model; not in order to limit the utility model; all within spirit of the present utility model and principle, any modification of doing, be equal to replacement, improvement etc., within all should being included in protection domain of the present utility model.
Claims (10)
1. multifunction cipher keyboard, the power supply module that comprises housing, is located at the system controller in housing and is electrically connected with system controller, it is characterized in that, also comprise a core processor, Keysheet module, Liquid Crystal Module and magnetic strip reading module by the electric connection of VLSI peripheral bus and core processor; Described system controller one end and VLSI peripheral bus are electrically connected, and core processor adopts the ARM7 single-chip microcomputer.
2. multifunction cipher keyboard as claimed in claim 1, is characterized in that, described system controller one end is electrically connected with a phase-locked loop, and this system controller other end also is electrically connected respectively a crystal oscillator and system reset circuit.
3. multifunction cipher keyboard as claimed in claim 1, it is characterized in that, it is the ARM732 position single-chip microcomputer of LPC2144 that described core processor adopts model, this core processor also is electrically connected with a local bus, and this local bus also is connected with a static RAM, bootstrap block, crypto key memory and program storage.
4. multifunction cipher keyboard as claimed in claim 3, is characterized in that, described core processor is provided with test/debugging interface, and this test/debugging interface one end and a jtag interface are electrically connected; This core processor also is electrically connected with a system bus, is electrically connected by an AHB-TO-APB bridge between this system bus and VLSI peripheral bus.
5. multifunction cipher keyboard as claimed in claim 1, is characterized in that, described Keysheet module is electrically connected by a keyboard scan input port and VLSI peripheral bus; Liquid Crystal Module is electrically connected by a liquid crystal drive port and VLSI peripheral bus; The magnetic strip reading module is electrically connected by an interrupting channel and VLSI peripheral bus.
6. multifunction cipher keyboard as claimed in claim 1, is characterized in that, described VLSI peripheral bus also is electrically connected with 4-bit DIP switch, and this 4-bit DIP switch arranges input and GPIO and VLSI peripheral bus by one and is electrically connected.
7. multifunction cipher keyboard as claimed in claim 1, is characterized in that, described VLSI peripheral bus also is electrically connected with pilot lamp and hummer, and this pilot lamp and hummer are by a pilot lamp and hummer output port and the electric connection of VLSI peripheral bus; This VLSI peripheral bus also is electrically connected with voice and hummer module, and these voice and hummer module are electrically connected by a decoding scheme, voice and hummer output port and VLSI peripheral bus successively.
8. multifunction cipher keyboard as claimed in claim 1, it is characterized in that, described VLSI peripheral bus also is electrically connected with 12C interface, USB mouth and a UART mouth, this 12C interface is electrically connected with serial EEPROM, the USB mouth is electrically connected with USB interface, and a UART mouth is electrically connected with main communication port.
9. multifunction cipher keyboard as claimed in claim 1, it is characterized in that, described VLSI peripheral bus also is electrically connected with the 2nd UART mouth, the 2nd UART mouth is electrically connected with interface switching control circuit, and this interface switching control circuit is electrically connected with a contact-type IC card module interface and non-contact IC card module interface respectively.
10. multifunction cipher keyboard as claimed in claim 1, is characterized in that, described VLSI peripheral bus also is electrically connected with real-time clock, house dog, external unit and timer, and described real-time clock one end also is electrically connected with a button cell.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201320184974 CN203276401U (en) | 2013-04-13 | 2013-04-13 | Multifunctional code keyboard |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201320184974 CN203276401U (en) | 2013-04-13 | 2013-04-13 | Multifunctional code keyboard |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203276401U true CN203276401U (en) | 2013-11-06 |
Family
ID=49506765
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201320184974 Expired - Fee Related CN203276401U (en) | 2013-04-13 | 2013-04-13 | Multifunctional code keyboard |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203276401U (en) |
-
2013
- 2013-04-13 CN CN 201320184974 patent/CN203276401U/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN205123325U (en) | IC -card charging system | |
CN102136082B (en) | High-speed and low-power-consumption SD (Secure Digital) card | |
CN102402704A (en) | Compound multifunctional IC card reader-writer | |
CN202795386U (en) | Portable multifunctional identification card recognition device | |
CN202102425U (en) | Port conversion device | |
CN203276402U (en) | Multifunctional payment terminal | |
CN203276401U (en) | Multifunctional code keyboard | |
CN103679101B (en) | Handset audio reader device and system | |
CN204423400U (en) | A kind of RFID technique read write line for campus verification system | |
CN203070422U (en) | Multipurpose integrated circuit (IC) card internet terminal | |
CN102142171A (en) | Transmission media of intelligent charge-controlled electricity meter and electricity purchasing method by using same | |
CN203276315U (en) | Double-interface IC card reading/writing device | |
CN203276294U (en) | Multifunctional card reader | |
CN103325150A (en) | Campus card attendance system | |
CN203415003U (en) | Campus card attendance system | |
CN203376672U (en) | Portable integrated data processor | |
CN202205217U (en) | Portable RFID reader for enterprise product tracing | |
CN205091750U (en) | Two -sided two -way magnetic stripe reader | |
CN201449614U (en) | Multimode card reader | |
CN201828940U (en) | Non-contact intelligent circuit (IC) card with display function | |
CN203276292U (en) | Multifunctional check reader | |
CN203276403U (en) | Gold card reader | |
CN2906750Y (en) | IC card reader/writer with USB interface | |
CN205091747U (en) | Encrypt magnetic stripe reader | |
CN205427895U (en) | Centralized control formula smart card |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20131106 Termination date: 20170413 |
|
CF01 | Termination of patent right due to non-payment of annual fee |