CN203118407U - Display driving circuit and display device - Google Patents
Display driving circuit and display device Download PDFInfo
- Publication number
- CN203118407U CN203118407U CN 201320140655 CN201320140655U CN203118407U CN 203118407 U CN203118407 U CN 203118407U CN 201320140655 CN201320140655 CN 201320140655 CN 201320140655 U CN201320140655 U CN 201320140655U CN 203118407 U CN203118407 U CN 203118407U
- Authority
- CN
- China
- Prior art keywords
- negative
- negative pressure
- circuit
- voltage
- driver circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
The utility model discloses a display driving circuit and a display device. The display driving circuit comprises a timing controller, a gate electrode driving circuit and a source electrode driving circuit. The timing controller is connected to the gate electrode driving circuit and the source electrode driving circuit, sends source electrode driving signals to the gate electrode driving circuit, and sends timing signals containing clocks, OE (output encoding) 1 and OE2 to the gate electrode driving circuit to generate gate electrode driving signals with cutting angle voltage. The display driving circuit further comprises a negative pressure generating circuit connected with the timing controller. The negative pressure generating circuit receives the timing signals containing the OE1 and OE2 from the timing controller, and generates negative voltage stacked with the gate electrode driving signals between the falling edge of the OE2 and the rising edge of the OE1. The utility model further discloses the display device with the display driving circuit. By the display driving circuit, flickers of a display device screen are reduced.
Description
Technical field
The utility model relates to the display technique field, particularly a kind of gate driver circuit, display driver circuit and display device.
Background technology
In the existing gate driver circuit, control grid by clock signal and drive signal sequence, come the compartment of terrain that gate drive signal is imported next bar grid line by the first enable signal OE1, produce the top rake signal by the second enable signal OE2, thereby produce the top rake signal gate drive signal is carried out the top rake modulation and produces the gate drive signal with top rake voltage, have the gate drive signal of top rake voltage by V
GhAnd V
Gl1Generate, have the effect that reduces film flicker.As shown in Figure 1, gate drive signal (forward voltage) waveform and the signal waveform comparison diagram under Gate RC delay (capacitance-resistance delay) influence thereof for having top rake voltage.As the waveform on Fig. 1 left side, when not being subjected to Gate RC delay voltage influence, from V
GhChange to V
Gl1Divide two-stage to change, the pressure reduction of variation is still bigger, and flicker (Flicker) is more obvious, especially large scale, high-resolution liquid crystal panel, if reduce stage head, flicker can improve.
In addition, along with the continuous development of lcd technology, the high-resolution liquid crystal panel of large scale is more and more.But on the grid line of large scale liquid crystal display panel, from top to the end, Gate RC delay value is bigger with change in location, causes the high voltage V of gate drive signal
GhThe actual voltage value difference.Two waveforms about in the comparison diagram 1, the top of same grid line: Δ V
Gh=V
Gh-V
Gl1, Δ V
Gh'=V
Gh'-V
Gl1Terminal: Δ V
Gh_a=V
Gh_a-V
Gl1, Δ V
Gh_b=V
Gh_b-V
Gl1, since the influence of Gate RC delay, V
Gh≠ V
Gh_a, Δ V
Gh≠ Δ V
Gh_a, Δ V
Gh' ≠ Δ V
Gh_bSo, V
GhDifferent with place grid line change in location with stage head, cause thin film transistor (TFT) TFT charge volume difference, pixel voltage changes with the position, and it is more little more to arrive terminal voltage, and terminal TFT charge volume is more little.Therefore, in display panels, have the problem of the electric capacity undercharge in the pixel, thereby flicker (Flicker) is serious.
The utility model content
(1) technical matters that will solve
The technical problems to be solved in the utility model is: the display screen that how to reduce to be caused by gate drive signal glimmers.
(2) technical scheme
For solving the problems of the technologies described above, the utility model provides a kind of display driver circuit, comprise: time schedule controller, gate driver circuit and source electrode drive circuit, described time schedule controller connects gate driver circuit and source electrode drive circuit, described time schedule controller sends the source drive signal to described source electrode drive circuit, and transmission comprises clock, the clock signal of the first enable signal OE1 and the second enable signal OE2 to described gate driver circuit has the gate drive signal of top rake voltage with generation, also comprise: the negative pressure that is connected with described time schedule controller produces circuit, described negative pressure produces circuit and receives the clock signal that comprises described OE1 and OE2 that described time schedule controller sends, to produce the negative voltage with described gate drive signal stack between the rising edge of the negative edge of OE2 and OE1.
Wherein, described negative pressure produces circuit and comprises: negative edge detecting unit, rising edge detecting unit and negative pressure generation unit, and described negative edge detecting unit is connected the negative pressure generation unit with the rising edge detecting unit;
The negative edge detecting unit connects described time schedule controller, detects the trigger pip that sends behind the negative edge of OE2 for generation of described negative voltage to the negative pressure generation unit;
The rising edge detecting unit connects described time schedule controller, detects to send behind the rising edge of OE1 to be used for stopping the trigger pip of described negative voltage to the negative pressure generation unit.
Wherein, described negative pressure generation unit comprises: the underbalance pulse generator.
The utility model also provides a kind of display device, comprise: array base palte, also comprise above-mentioned display driver circuit, described source electrode drive circuit connects the data line on the described array base palte, and gate driver circuit is connected the grid line on the described array base palte with negative pressure generation circuit.
(3) beneficial effect
The utility model produces the negative voltage that produces between the rising edge that circuit is negative edge and OE1 at OE2 with described gate drive signal stack by negative pressure, make gate drive signal diminish step by step, namely reduce the voltage variety on the pixel electrode, thereby alleviated the screen flicker phenomenon; And, influenced by Gate RC delay, end at same grid line, the forward voltage of negative voltage and gate drive signal, forward and negative sense torsional deformation can take place, positive negative sense torsional deformation is because polarity is opposite, can realize that the difference of previous section and aft section feedthrough (feed-through) voltage is basic identical on the same scan signal line, thereby further alleviate the screen flicker phenomenon.
Description of drawings
Fig. 1 is existing gate drive signal waveform (left side) and its signal waveform (right side) comparison diagram under Gate RC delay influence with top rake voltage.
Fig. 2 is a kind of display driver circuit structural representation of the utility model embodiment;
Fig. 3 is the connection diagram of display driver circuit and array base palte among Fig. 2;
Fig. 4 is the timing diagram of gate drive signal output waveform in the utility model, negative voltage waveform and other timing control signal;
Fig. 5 is negative voltage signal waveform (left side) and waveform (right side) comparison diagram under Gate RC delay influence thereof;
Fig. 6 is the gate drive signal waveform (left side) with top rake voltage and its signal waveform (right side) comparison diagram under Gate RC delay influence after the stack negative voltage of the present utility model.
Embodiment
Below in conjunction with drawings and Examples, embodiment of the present utility model is described in further detail.Following examples are used for explanation the utility model, but are not used for limiting scope of the present utility model.
As shown in Figure 2, the display driver circuit of present embodiment comprises: time schedule controller 210, source electrode drive circuit 220 and gate driver circuit 230, time schedule controller 210 connects source electrode drive circuit 220 and gate driver circuit 230.Time schedule controller sends the source drive signal to source electrode drive circuit 220, and transmission comprises that the clock signal of clock, OE1 and OE2 has the gate drive signal of top rake voltage with generation to gate driver circuit 230.
In order to alleviate the flicker of display device, this display driver circuit also comprises: the negative pressure that is connected with time schedule controller 210 produces circuit 240.The clock signal that time schedule controller 210 comprises clock, OE1 and OE2 in transmission also comprises this that clock signal of OE1 and OE2 is sent to negative pressure and produces circuit 240 during to gate driver circuit 230 simultaneously.This negative pressure produces the clock signal that circuit 240 receives OE1 and OE2, with at OE2 be produce between the rising edge of negative edge and OE1 be lower than described gate drive signal low level voltage and with the negative voltage of described gate drive signal stack.Namely when arriving, the OE2 negative edge produces negative voltage, this negative voltage and the gate drive signal stack with top rake voltage, make this gate drive signal further produce pressure drop, this gate drive signal is down to predetermined low-voltage when the rising edge of OE1 arrives then.Because the stack of negative voltage makes gate drive signal diminish step by step, namely reduces the voltage variety on the pixel electrode, thereby has alleviated the display screen scintillation.
In the present embodiment, negative pressure produces circuit 240 and comprises: negative edge detecting unit 241, rising edge detecting unit 242 and negative pressure generation unit 243, negative edge detecting unit 241 is connected negative pressure generation unit 243 with rising edge detecting unit 242.
Wherein, negative edge detecting unit 241 detects the trigger pip that sends behind the negative edge of OE2 for generation of negative voltage to negative pressure generation unit 243, triggers negative pressure generation unit 243 and produces negative voltage.Rising edge detecting unit 242, detect to send behind the rising edge of OE1 and be used for stopping the trigger pip of negative voltage to the negative pressure generation unit, so that negative pressure generation unit 243 stops to produce negative voltage, negative pressure generation unit 243 can be the underbalance pulse generator, this underbalance pulse generator can produce a negative voltage between the rising edge of OE2 negative edge and OE1, also can produce a plurality of negative voltage that magnitude of voltage diminishes gradually, negative voltage is more many, the level that gate drive signal diminishes step by step is more many, reduce the voltage variety on the pixel electrode further, thereby alleviated flicker further.
The utility model also provides a kind of display device as shown in Figure 3, comprising: array base palte (equivalent circuit diagram of one of them pixel cell on the array base palte has been shown among Fig. 3) also comprises above-mentioned display driver circuit.Wherein, the data line 300 that source electrode drive circuit 220 connects on the array base palte, gate driver circuit 230 is connected the grid line 400 on the array base palte with negative pressure generation circuit 240, the gate drive signal with top rake voltage is being input to grid line 400 between the rising edge of OE2 negative edge and OE1 with after the negative voltage stack.
Principle of work below in conjunction with the display driver circuit that drives sequential chart explanation present embodiment.
As shown in Figure 4, CKL, OE1 and OE2 are the clock signal waveform that time schedule controller 210 produces.G
nAnd G
N+1Be the n bar of gate drivers 230 generations and the gate drive signal waveform of n+1 bar grid line, its high voltage is V
Gh, low-voltage is V
Gl1V
Gl2For negative pressure produces the negative voltage signal waveform that circuit 240 produces, its negative voltage value is ﹣ V
a
To having negative voltage signal ﹣ V of gate drive signal stack of top rake voltage
a, to realize that gate drive signal is by V
GhTo V
Gh1, V
Gh1To V
Gh2, V
Gh2To V
Gl1Diminish step by step.If do not superpose negative voltage, gate drive signal is directly from V so
Gh1Drop to V
Gl1, stage head Δ V
pChange greatlyyer, the voltage variety on the pixel electrode is also bigger, can produce flicker; Between the rising edge of OE2 negative edge and OE1, also namely after the top rake voltage superimposed voltage value be ﹣ V
a(less than V
Gh1) negative voltage, make gate drive signal diminish step by step, simultaneously stage head Δ V
pAlso diminish thereupon, thereby alleviate scintillation.
As shown in Figure 5, be negative voltage signal waveform (left side waveform among the figure) and the signal waveform under Gate RC delay influence (the right waveform among the figure) thereof.Since the influence of Gate RC delay, the negative voltage signal V of stack
Gl2The negative sense torsional deformation has taken place, and its magnitude of voltage is by ﹣ V
aBecome ﹣ V
b, wherein, V
bLess than V
a
As shown in Figure 6, have waveform and the signal waveform under Gate RC delay influence thereof behind the gate drive signal stack negative voltage signal of top rake voltage.The top of same grid line: Δ V
Gh=V
Gh-V
Gl1, Δ V
Gh2=V
Gh2-V
Gl1Terminal: Δ V
Gh_c=V
Gh_c-V
Gl1, Δ V
Gh_e=V
Gh_e-V
Gl1The negative voltage signal V of gate drive signal and stack
Gl2The polarity that forward and negative sense torsional deformation take place respectively is opposite, therefore, has gate drive signal and the negative voltage signal V of top rake voltage
Gl2After the stack, V
Gh1And V
Gh_dSubstantially equal, V
Gh2And V
Gh_eSubstantially equal, so Δ V
Gh2With Δ V
Gh_eSubstantially equal, thus realized that the difference of previous section and aft section feedthrough (feed-through) voltage is basic identical on the same scan signal line, thus reduce the flicker problem of liquid crystal panel.
Above embodiment only is used for explanation the utility model; and be not to restriction of the present utility model; the those of ordinary skill in relevant technologies field; under the situation that does not break away from spirit and scope of the present utility model; can also make a variety of changes and modification; therefore all technical schemes that are equal to also belong to category of the present utility model, and scope of patent protection of the present utility model should be defined by the claims.
Claims (4)
1. display driver circuit, comprise: time schedule controller, gate driver circuit and source electrode drive circuit, described time schedule controller connects gate driver circuit and source electrode drive circuit, described time schedule controller sends the source drive signal to described source electrode drive circuit, and transmission comprises clock, the clock signal of the first enable signal OE1 and the second enable signal OE2 to described gate driver circuit has the gate drive signal of top rake voltage with generation, it is characterized in that, also comprise: the negative pressure that is connected with described time schedule controller produces circuit, described negative pressure produces circuit and receives the clock signal that comprises described OE1 and OE2 that described time schedule controller sends, to produce the negative voltage with described gate drive signal stack between the rising edge of the negative edge of OE2 and OE1.
2. display driver circuit as claimed in claim 1, it is characterized in that, described negative pressure produces circuit and comprises: negative edge detecting unit, rising edge detecting unit and negative pressure generation unit, and described negative edge detecting unit is connected the negative pressure generation unit with the rising edge detecting unit;
The negative edge detecting unit connects described time schedule controller, detects the trigger pip that sends behind the negative edge of OE2 for generation of described negative voltage to the negative pressure generation unit;
The rising edge detecting unit connects described time schedule controller, detects to send behind the rising edge of OE1 to be used for stopping the trigger pip of described negative voltage to the negative pressure generation unit.
3. display driver circuit as claimed in claim 2 is characterized in that, described negative pressure generation unit comprises: the underbalance pulse generator.
4. display device, comprise: array base palte, it is characterized in that, also comprise as each described display driver circuit in the claim 1～3, described source electrode drive circuit connects the data line on the described array base palte, and gate driver circuit is connected the grid line on the described array base palte with negative pressure generation circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201320140655 CN203118407U (en) | 2013-03-26 | 2013-03-26 | Display driving circuit and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201320140655 CN203118407U (en) | 2013-03-26 | 2013-03-26 | Display driving circuit and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203118407U true CN203118407U (en) | 2013-08-07 |
Family
ID=48898730
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201320140655 Expired - Lifetime CN203118407U (en) | 2013-03-26 | 2013-03-26 | Display driving circuit and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203118407U (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104766583A (en) * | 2015-04-27 | 2015-07-08 | 京东方科技集团股份有限公司 | Polarity-reversal compensation method, device and liquid crystal display |
| CN105513552A (en) * | 2016-01-26 | 2016-04-20 | 京东方科技集团股份有限公司 | Driving circuit, driving method and display device |
| WO2016078188A1 (en) * | 2014-11-20 | 2016-05-26 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and driving method thereof |
| CN105741793A (en) * | 2014-12-12 | 2016-07-06 | 群创光电股份有限公司 | Scanning pulse modulation corner cutting circuit |
| WO2017020380A1 (en) * | 2015-07-31 | 2017-02-09 | 深圳市华星光电技术有限公司 | Clipping circuit, liquid crystal display with the clipping circuit, and driving method |
-
2013
- 2013-03-26 CN CN 201320140655 patent/CN203118407U/en not_active Expired - Lifetime
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016078188A1 (en) * | 2014-11-20 | 2016-05-26 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and driving method thereof |
| CN105741793A (en) * | 2014-12-12 | 2016-07-06 | 群创光电股份有限公司 | Scanning pulse modulation corner cutting circuit |
| CN105741793B (en) * | 2014-12-12 | 2019-05-31 | 群创光电股份有限公司 | Scanning pulse modulation top rake circuit |
| CN104766583A (en) * | 2015-04-27 | 2015-07-08 | 京东方科技集团股份有限公司 | Polarity-reversal compensation method, device and liquid crystal display |
| WO2017020380A1 (en) * | 2015-07-31 | 2017-02-09 | 深圳市华星光电技术有限公司 | Clipping circuit, liquid crystal display with the clipping circuit, and driving method |
| US9824663B2 (en) | 2015-07-31 | 2017-11-21 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Waveform-shaping circuit for trimming rising edge of scanning signal, liquid crystal display device having the same, and driving method for the same |
| CN105513552A (en) * | 2016-01-26 | 2016-04-20 | 京东方科技集团股份有限公司 | Driving circuit, driving method and display device |
| US10510313B2 (en) | 2016-01-26 | 2019-12-17 | Boe Technology Group Co., Ltd. | Driving circuit outputting a chamfered wave scanning signal, driving method and display apparatus |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102129845B (en) | Liquid crystal panel driving circuit and liquid crystal display device | |
| US9075472B2 (en) | Display device having partial panels and driving method thereof | |
| CN203118407U (en) | Display driving circuit and display device | |
| CN103703507B (en) | Liquid crystal indicator and driving method thereof | |
| CN101520998B (en) | Picture flicker improvable liquid crystal display device and relevant driving method thereof | |
| KR101310378B1 (en) | Liquid crystal display | |
| CN100407281C (en) | Grid driving method and circuit of liquid crystal displaying device | |
| CN202008813U (en) | Grid driver of TFT LCD, drive circuit, and LCD | |
| CN101501753B (en) | Display controller, display device, display system and method for controlling display device | |
| CN106205511A (en) | Source electrode driving device and operational approach thereof | |
| CN101266769B (en) | Time sequence controller, LCD device and its driving method | |
| CN104485080A (en) | GOA (Gate Driver On Array) circuit for liquid crystal display device | |
| US20140320465A1 (en) | Display Device For Low Speed Drive And Method For Driving The Same | |
| CN102903344A (en) | Public electrode voltage compensation method and device and time schedule controller | |
| CN101884062A (en) | Display device and method for driving display device | |
| CN105374331A (en) | Gate driver on array (GOA) circuit and display by using the same | |
| CN103456259A (en) | Grid electrode driving circuit, grid line driving method and display device | |
| CN104021772B (en) | liquid crystal pixel circuit of liquid crystal display panel and driving method thereof | |
| CN101937640B (en) | Grid pulse wave modulation circuit and modulation method thereof | |
| KR102023939B1 (en) | Image display device and method for driving the same | |
| CN101814278A (en) | Dual-gate liquid crystal display device and driving method thereof | |
| CN102800281B (en) | Drive method and drive device for optimizing power dissipation of AMOLED panel | |
| CN104882110A (en) | Display driving method, display driving unit and display device | |
| CN105448256A (en) | Liquid crystal display device and driving method thereof | |
| CN102087839B (en) | Device and method for driving liquid crystal display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20130807 |