CN202677381U - 1553B treaty simulation tester - Google Patents

1553B treaty simulation tester Download PDF

Info

Publication number
CN202677381U
CN202677381U CN 201220160376 CN201220160376U CN202677381U CN 202677381 U CN202677381 U CN 202677381U CN 201220160376 CN201220160376 CN 201220160376 CN 201220160376 U CN201220160376 U CN 201220160376U CN 202677381 U CN202677381 U CN 202677381U
Authority
CN
China
Prior art keywords
expansion board
chip
interface
fpga
main control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 201220160376
Other languages
Chinese (zh)
Inventor
赵鹏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN 201220160376 priority Critical patent/CN202677381U/en
Application granted granted Critical
Publication of CN202677381U publication Critical patent/CN202677381U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Abstract

The utility model discloses a 1553B treaty simulation tester. The 1553B treaty simulation tester comprises a field programmable gate array (FPGA) master control circuit board arranged inside a simulator, a 1553B port expansion board and a drive expansion board of a touch tablet and a liquid crystal display screen. The FPGA master control circuit board is connected with the 1553B port expansion board through two rows of fifty-hole rounds, and connected with the drive expansion board of the touch tablet and the liquid crystal display screen through a forty-cable cable socket. FPGA technique, network technology and touch screen technology provide convenience for users to debug and test 1553B nodes in simulation mode. The users can finish simple node communication testing through a touch screen, connect the simulator and a computer through a network cable, and finish complicated simulation debugging work to terminal nodes through the computer.

Description

1553B protocol emulation tester
Technical field
The utility model relates to a kind of emulator, particularly a kind of simulating and testing instrument for the 1553B agreement.Can be applicable to the aspects such as 1553B protocol bus node test and system emulation debugging.Be applicable to the fields such as Aeronautics and Astronautics, boats and ships, weapons.
Background technology
At present, existing 1553B protocol emulator mainly is by computer PCI slot expansion artificial card, use stube cable to connect artificial card and tested node, by PC software control artificial card tested node is carried out artificial debugging, whole debug system volume is large, connect complexity, be not easy to mobile.
The utility model content
Large in order to overcome the emulation debugging system volume, be difficult to the problem of move operation, the utility model provides a kind of portable emulator, utilizes FPGA governor circuit, touch-screen, liquid crystal display, ethernet technology, has dwindled the volume of emulator.For the simple node test that only needs to pay close attention to tested node duty, can finish by touch-screen, and for need to the system emulation debugging that just can carry out being set by complexity, can with netting twine emulator be connected to computer by network connecting function, use IE browser control emulator that tested node is carried out artificial debugging.
The purpose of this utility model realizes by following technical proposals.
The simulating and testing instrument of 1553B agreement, comprise the driving expansion board that is arranged on FPGA main control board, 1553B Interface Expanding version and touch pad and liquid crystal display in the emulator, described FPGA main control board links to each other with the 1553B interface expansion board by the round in two rows, 50 holes, and the FPGA main control board links to each other with the driving expansion board of touch pad and liquid crystal display by the cable socket of 40 lines.
The utility model is further characterized in that:
Described FPGA main control board comprises a fpga chip, this fpga chip is (model: EP2C20484C8N) connect two SDRAM chips (model: IS42S16160B), FLASH chip (model: S29GL064N), an EPCS chip (EPCS64) and an ethernet control chip (model: DM9000AEP) respectively, the 1553B protocol chip expansion board connecting interface of described fpga chip by two 50 pins connects two transformers, and (model: B3226), two transformers connect the female of 1 DB9; Described fpga chip connects a RJ45 connector by ethernet control chip, and (model: HP911105A), the RJ45 connector connects computer by netting twine.
Also be distributed with power supply chip and power lead jack on the described FPGA main control board, on the FPGA main control board, also be connected with respectively driving expansion board connecting interface and the AS/JTAG download interface of touch pad and the liquid crystal display of 1 40 pin.
Described 1553B interface expansion board comprises a 1553B protocol transceiver, and this protocol transceiver respectively 1553B interface expansion board connecting interface by 50 pins is connected with the system outside line.
Be provided with on the driving expansion board of described touch pad and liquid crystal display for the 40 line winding displacement interfaces that connect the FPGA main control board and the 60 line winding displacement interfaces that are connected connecting the touch pad liquid crystal display.
The utility model uses with the Circuits System of FPGA governor circuit as core, expansion connects driving expansion board and the network of 1553B interface expansion board, touch panel and liquid crystal display, by in the FPGA governor circuit, embedding NIOSII CPU, expansion sdram controller interface, FLASH control unit interface, touch screen controller interface, liquid crystal display control unit interface, ethernet controller interface, 1553B protocol chip interface etc., utilize the operation of each peripheral hardware of software control, finish the man-machine interaction of 1553B protocol emulation.
The beneficial effects of the utility model are, have greatly reduced volume and the operation complexity of 1553B emulator, have increased portability, efficiently solve the requirement of outdoor test, and friendly human-computer interaction interface is provided, the convenient use.
Characteristics of the present utility model are:
1) ease for use
Emulator adopts touch screen technology and network technology, by graphic user interface test subscriber system, and can be by the Ethernet artificial debugging that PC and the interconnected realization of emulator is more complicated.Comparatively speaking the volume of hand-held emulator is little, portability is strong, be simple and easy to usefulness.
2) high performance-price ratio
The relevant integrated circuit board of the function of hand-held emulator outside can subrogate country.More realistic engineering application and the demand of outdoor emulation testing.
3) product expansion
1553B hand-held emulator has extremely strong extensibility, has abundant Peripheral Interface, can increase function by user's request, makes it more to meet user's request for utilization.
Description of drawings
Fig. 1 is the system architecture schematic diagram of the utility model in emulator;
Fig. 2 is that the FPGA main control board consists of schematic diagram;
Fig. 3 is 1553B interface expansion board structural representation;
Fig. 4 is the driving expansion board structural representation of touch pad and liquid crystal display.
Embodiment
Below in conjunction with drawings and Examples the utility model is described in further details.
As shown in Figure 1, the simulating and testing instrument of this 1553B agreement, comprise the driving expansion board that is arranged on FPGA main control board, 1553B Interface Expanding version and touch pad and liquid crystal display in the emulator, the FPGA main control board links to each other with the 1553B interface expansion board by the round in two rows, 50 holes, and the FPGA main control board links to each other with the driving expansion board of touch pad and liquid crystal display by the cable socket of 40 lines.
Whole system as shown in Figure 1 has the round in two rows, 50 holes at the FPGA main control board, can be connected with the 1553B interface expansion board, also has simultaneously 1 cable socket with 40 lines, can be connected with the driving extended edition of touch panel and liquid crystal display.
The below describes the Structure and function of each several part in detail:
1, FPGA main control board
Wherein the FPGA main control board is mainly by 1 fpga chip (model: EP2C20484C8N), 2 SDRAM chip (models: IS42S16160B), 1 FLASH chip (model: S29GL064N), 1 EPCS chip (EPCS64), 1 ethernet control chip (model: DM9000AEP), 2 transformer (models: B3226), the female of 1 DB9,1 RJ45 connector (model: HP911105A), the 1553B interface expansion board connecting interface of 2 50 pins, the formations such as the driving expansion board connecting interface of the touch pad of 1 40 pin and liquid crystal display and AS/JTAG download interface.
A fpga chip in the FPGA main control board connects respectively two SDRAM chips, a FLASH chip, an EPCS chip and an ethernet control chip, fpga chip connects two transformers by the 1553B interface expansion board connecting interface of two 50 pins, and two transformers connect the female of 1 DB9; Fpga chip connects a RJ45 connector by ethernet control chip, and the RJ45 connector connects computer by netting twine.
And then, also be distributed with power supply chip and power lead jack on the FPGA main control board, on the FPGA main control board, also be connected with respectively driving expansion board connecting interface and the AS/JTAG download interface of touch pad and the liquid crystal display of 1 40 pin.
The major function of chip and interface is:
1) FPGA main control board: be used for embedding all FPGA hardware.Comprise Nios II nuclear, PLL nuclear, input and output PIO mouth, timer, JTAG Uart, Peripheral Interface of f version etc.
2) FLASH chip: outside flash is mainly used in nonvolatil storage program.
3) SDRAM chip: the program when being used for operation and data storage.Behind the system power-on reset, CPU can take out code and data by the bootload program and be written into SDRAM from Flash, and after this program is carried out in SDRAM.
4) EPCS chip: the EPCS chip is mainly used in the hardware configuration data of nonvolatil storage FPGA.
5) ethernet control chip: use DM9000AEP as ethernet control chip, for system provides the Ethernet support.
6) Ethernet RJ45 connector: connect for system provides Ethernet.
7) female of DB9: the cable connecting interface is used for and is connected the connection of 1553B terminal node.
8) 1553B interface: the bus data transmission and the data that realize the 1553B agreement are processed.
9) touch pad and liquid crystal display drive interface: comprise two parts of LCD Interface and touch screen interface.LCD Interface is used for the demonstration data with storage buffer, and the video_sync_generator module embedded by FPGA requires to be sent to liquid crystal display according to certain sequential.Touch screen interface comprises the data transmit-receive interface of a compatible SPI interface, an interrupt request IO mouth and a busy state I O mouth, and the touch-screen D/A switch chip that is used for being connected with drive plate connects.
The FPGA main control board has been expanded the chips such as SDRAM, FLASH, EPCS, Ethernet control take FPGA as core in main control board, and is whole system power supply by external power supply.The connection diagram of FPGA main control board as shown in Figure 2.
2,1553B Interface Expanding version
It is for the 1553B bus interface provides corresponding interface level that 1553B Interface Expanding edition owner will act on, for 1553B bus and being connected of FPGA provide suitable level conversion.Its annexation is illustrated in fig. 3 shown below.
1553B interface expansion board in emulator specifically comprises a 1553B protocol transceiver HI-1573 and configuration circuit thereof, and this chip connects connector by 50 pins and is connected with the FPGA main control board of system.
3, the driving expansion board of touch pad and liquid crystal display
The driving expansion board of touch pad and liquid crystal display is for touch panel and liquid crystal display provide suitable driving voltage.Winding displacement interface by 40 lines is connected with the FPGA main control board, and is connected with the touch pad liquid crystal display by the winding displacement interface of 60 lines.Its connection diagram is illustrated in fig. 4 shown below.
The simulation tester of this 1553B agreement, use the DB9 female interface of FPGA main control board to connect the 1553B terminal node by private cable, use the graphic user interface operational simulation device of the driving expansion board of touch panel and liquid crystal display, finish the test job to terminal node; Simultaneously also can use the RJ45 connector of FPGA main control board to connect computer by netting twine, the web browser operational simulation device of use computer is finished the artificial debugging work to the 1553B terminal node.
The graphic user interface of driving expansion board that can be by touch panel and liquid crystal display to the test of 1553B terminal node operates, test job mainly finish terminal node can with the detection of emulator proper communication.
Artificial debugging to the 1553B terminal node can operate by the web browser of computer, 1553B protocol emulation tester is connected with computer by netting twine, be connected with the 1553B terminal node by private cable, the user can utilize web browser to finish various settings to 1553B protocol emulation tester on computers, then the various operating results of detection simulation device and terminal node on computers.
The above; it only is the better embodiment of the utility model; but protection domain of the present utility model is not limited to this; anyly be familiar with those skilled in the art in the technical scope that the utility model discloses; the variation that can expect easily or replacement all should be encompassed within the protection domain of the present utility model.

Claims (5)

1.1553B protocol emulation tester, comprise the driving expansion board that is arranged on FPGA main control board, 1553B interface expansion board and touch pad and liquid crystal display in the emulator, it is characterized in that: described FPGA main control board links to each other with the 1553B interface expansion board by the round in two rows, 50 holes, and the FPGA main control board links to each other with the driving expansion board of touch pad and liquid crystal display by the cable socket of 40 lines.
2. 1553B protocol emulation tester according to claim 1, it is characterized in that: described FPGA main control board comprises a fpga chip, this fpga chip connects respectively two SDRAM chips, a FLASH chip, an EPCS chip and an ethernet control chip, described fpga chip connects two transformers by the 1553B protocol chip expansion board connecting interface of two 50 pins, and two transformers connect the female of 1 DB9; Described fpga chip connects a RJ45 connector by ethernet control chip, and the RJ45 connector connects external computer by netting twine.
3. 1553B protocol emulation tester according to claim 2, it is characterized in that: also be distributed with power supply chip and power lead jack on the described FPGA main control board, on the FPGA main control board, also be connected with respectively driving expansion board connecting interface and the AS/JTAG download interface of touch pad and the liquid crystal display of 1 40 pin.
4. 1553B protocol emulation tester according to claim 1, it is characterized in that: described 1553B interface expansion board comprises a 1553B protocol transceiver, and this protocol transceiver is connected with the FPGA main control board of system by the 1553B interface expansion board connecting interface of 50 pins respectively.
5. 1553B protocol emulation tester according to claim 1 is characterized in that: be provided with on the driving expansion board of described touch pad and liquid crystal display for the 40 line winding displacement interfaces that connect the FPGA main control board and the 60 line winding displacement interfaces that are connected connecting the touch pad liquid crystal display.
CN 201220160376 2012-04-16 2012-04-16 1553B treaty simulation tester Expired - Fee Related CN202677381U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201220160376 CN202677381U (en) 2012-04-16 2012-04-16 1553B treaty simulation tester

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201220160376 CN202677381U (en) 2012-04-16 2012-04-16 1553B treaty simulation tester

Publications (1)

Publication Number Publication Date
CN202677381U true CN202677381U (en) 2013-01-16

Family

ID=47498269

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201220160376 Expired - Fee Related CN202677381U (en) 2012-04-16 2012-04-16 1553B treaty simulation tester

Country Status (1)

Country Link
CN (1) CN202677381U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104572390A (en) * 2015-01-23 2015-04-29 浪潮电子信息产业股份有限公司 Calculation unit testing method based on domestic Fit CPU multi-unit server
CN107463129A (en) * 2017-08-01 2017-12-12 天津市英贝特航天科技有限公司 Handheld 1553B bus data analyzer
CN112816741A (en) * 2020-12-22 2021-05-18 北京时代民芯科技有限公司 Universal 1553B bus circuit anti-fuse adjusting clamp

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104572390A (en) * 2015-01-23 2015-04-29 浪潮电子信息产业股份有限公司 Calculation unit testing method based on domestic Fit CPU multi-unit server
CN107463129A (en) * 2017-08-01 2017-12-12 天津市英贝特航天科技有限公司 Handheld 1553B bus data analyzer
CN112816741A (en) * 2020-12-22 2021-05-18 北京时代民芯科技有限公司 Universal 1553B bus circuit anti-fuse adjusting clamp

Similar Documents

Publication Publication Date Title
CN101237365B (en) EDA network testing system and testing method
CN103885868B (en) The test macro of simulation USB hot plug process and device
CN104750603A (en) Multi-core DSP (Digital Signal Processor) software emulator and physical layer software testing method thereof
CN101989390A (en) Multi-core embedded type teaching and scientific research platform
CN101937381A (en) Test method of SGPIO (Serial General Purpose Input/Output) signal on SAS (Serial Attached Small Computer System Interface) backboard
CN104778885A (en) Digital circuit experiment system and method based on programmable logic device
CN101957787A (en) Method for debugging blade server by using BMC module
CN202677381U (en) 1553B treaty simulation tester
CN101876825B (en) Human-computer interface device of small PLC
CN102880479B (en) A kind of method of remotely modifying BIOS property parameters and device
CN204029206U (en) Intelligent networking gateway teaching simulation system
CN202495030U (en) 1553B protocol simulation tester
Xin et al. Implementation of SPI and driver for CC2430 and C8051F120
CN101281507A (en) USB interface type DSP real-time simulation development system
CN202352145U (en) Single chip microcomputer experiment system based on Proteus
CN201886314U (en) 32-bit embedded data acquisition device
CN201749350U (en) Human-machine interface device for miniature PLC
CN204516202U (en) A kind of Digital Circuit Experiment System based on programmable logic device (PLD)
CN208589013U (en) A kind of device remotely updating FPGA by JTAG mode based on CPU
CN204613818U (en) A kind of handheld terminal based on COM-Express module
CN211044204U (en) Mouse keyboard simulation equipment
CN105243829B (en) Portable analog meter module
CN201749600U (en) Single chip microcomputer comprehensive design experiment box
CN216979753U (en) Portable general test platform based on USB bus
CN206946790U (en) A kind of portable built-in tests pocket machine

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130116

Termination date: 20150416

EXPY Termination of patent right or utility model