CN202306530U - True random signal source - Google Patents
True random signal source Download PDFInfo
- Publication number
- CN202306530U CN202306530U CN 201120423706 CN201120423706U CN202306530U CN 202306530 U CN202306530 U CN 202306530U CN 201120423706 CN201120423706 CN 201120423706 CN 201120423706 U CN201120423706 U CN 201120423706U CN 202306530 U CN202306530 U CN 202306530U
- Authority
- CN
- China
- Prior art keywords
- master control
- true random
- control borad
- interface board
- random signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
The utility model belongs to the technical field of test on structural strength and environment reliability, and particularly relates to a true random signal source. The true random signal source comprises a control computer, a master control board, a front end board, a power supply management module and an interface board, wherein the interface board is connected with the control computer so as to realize data and command interaction with the control computer; the interface board is also connected with the master control board so as to realize data and command interaction with the master control board; the front end board is connected with the master control board; and the power supply management module is connected with the interface board, the master control board and the front end board respectively and supplies power for the three. According to the utility model, the technical problem that the existing true random signal sources cannot be used independently is solved. As a split type signal source, the true random signal source can be used independently in multiple technical fields including vibration test, modal test, nose test and the like.
Description
Technical field
The utility model belongs to structural strength and environmental reliability experimental technique field, is specifically related to a kind of true random signal source.
Background technology
The true random signal source is meant the instrument and equipment that the output function of voltage signal at random that meets Gaussian distribution is provided.True random signal of the prior art source is generally the companion module of control system or verification system, is difficult to independent use, can not independently be applied to fields such as vibration-testing, mode test, noise testing easily, and range of application is restricted.
The utility model content
The utility model technical issues that need to address are that existing true random signal source can not independently be used.
The technical scheme of the utility model is described below:
A kind of true random signal source comprises control computer, master control borad, front end-plate, power management module and interface board.Interface board links to each other with control computer, realizes data and command interaction with control computer; Interface board also links to each other with master control borad, data and command interaction between realization and the master control borad; Front end-plate is connected with master control borad; Power management module is connected with interface board, master control borad and front end-plate respectively, is three's power supply.
Interface board links to each other with control computer through netting twine, USB line or RS422 line; Interface board links to each other with master control borad with command line through data bus; Front end-plate is connected with master control borad through data bus, address bus and command line.
Said control computer is a PC.
Said master control borad is provided with TMS320C6713 type dsp chip, is used to obtain pseudo-random sequence; Also be provided with dual-wire bus driver 74LVT16245 chip, be used to control the data direction of read-write line.
Said front end-plate is provided with signal Processing CPU, D/A converter, signal condition unit, A/D converter and cache element; Carry out the time-domain randomization processing from the pseudo-random sequence of master control borad through signal Processing CPU and obtain the true random signal sequence; The true random signal sequence exports signal to external unit through D/A converter; Back production simultaneously resists mixed repeatedly filtering by the signal of D/A converter output through the signal condition unit; Convert digital signal to through A/D converter and be stored in cache element; To master control borad, master control borad transmits it to control computer through interface board and monitors front end-plate with the data transmission in the cache element.
As preferred version; Said signal Processing CPU adopts TMS320C6713 type dsp chip, and D/A converter adopts the AD5547 cake core, and the signal condition unit adopts like anti-repeatedly wave filters that mixes such as 8 rank elliptic filters; A/D converter adopts the AD7671 cake core, and cache element adopts the 64K dual port RAM.
The beneficial effect of the utility model is:
A kind of true random signal source of the utility model is split type signal source, can test at involving vibrations, numerous technical fields such as mode test, noise testing independently use.
Description of drawings
Fig. 1 is the true random signal source synoptic diagram of the utility model.
Embodiment
Below in conjunction with accompanying drawing and embodiment the true random signal source of the utility model is elaborated.
As shown in Figure 1, the true random signal source of the utility model comprises host computer, slave computer and interface board.Host computer is a control computer, is PC in the present embodiment.Slave computer comprises master control borad, front end-plate and power management module.Be connected through interface board between host computer and the slave computer.
Network interface, USB mouth and three interfaces of RS422 mouth are arranged on the interface board, and these three interfaces link to each other with control computer through netting twine, USB line or RS422 line, realize data and command interaction with control computer.Interface board also links to each other with master control borad with command line through data bus simultaneously, data and command interaction between realization and the master control borad.As the connecting link between host computer and the slave computer, interface board receives the control computer control command on the one hand, is sent to master control borad; On the other hand, receive master control borad and upload data and status data, be sent to control computer.
Master control borad is provided with TMS320C6713 type dsp chip, is used to obtain pseudo-random sequence; Also be provided with dual-wire bus driver 74LVT16245 chip, be used to control the data direction of read-write line.
Front end-plate is connected with master control borad through data bus, address bus and command line.Front end-plate is provided with signal Processing CPU, D/A converter, signal condition unit, A/D converter and cache element.In the present embodiment; Signal Processing CPU adopts TMS320C6713 type dsp chip; D/A converter adopts the AD5547 cake core; The signal condition unit passes through like anti-mixed repeatedly wave filter realizations such as 8 rank elliptic filters, A/D converter employing AD7671 cake core, and cache element is through the realization of 64K dual port RAM.
Carry out the time-domain randomization processing from the pseudo-random sequence of master control borad through signal Processing CPU and obtain the true random signal sequence; The true random signal sequence exports signal to external unit through D/A converter; Back production simultaneously resists mixed repeatedly filtering by the signal of D/A converter output through the signal condition unit; Convert digital signal to through A/D converter and be stored in cache element; To master control borad, master control borad transmits it to control computer through interface board and monitors front end-plate with the data transmission in the cache element.
Power management module is connected with above-mentioned interface board, master control borad and front end-plate respectively, is three's power supply.
Claims (7)
1. a true random signal source comprises control computer, master control borad, front end-plate, power management module and interface board, it is characterized in that: interface board links to each other with control computer, realizes data and command interaction with control computer; Interface board also links to each other with master control borad, data and command interaction between realization and the master control borad; Front end-plate is connected with master control borad; Power management module is connected with interface board, master control borad and front end-plate respectively, is three's power supply.
2. true random signal according to claim 1 source is characterized in that: interface board links to each other with control computer through netting twine, USB line or RS422 line; Interface board links to each other with master control borad with command line through data bus; Front end-plate is connected with master control borad through data bus, address bus and command line.
3. true random signal according to claim 1 source is characterized in that: said control computer is a PC.
4. true random signal according to claim 1 source is characterized in that: said master control borad is provided with TMS320C6713 type dsp chip, is used to obtain pseudo-random sequence; Also be provided with dual-wire bus driver 74LVT16245 chip, be used to control the data direction of read-write line.
5. true random signal according to claim 1 source is characterized in that: said front end-plate is provided with signal Processing CPU, D/A converter, signal condition unit, A/D converter and cache element; Carry out the time-domain randomization processing from the pseudo-random sequence of master control borad through signal Processing CPU and obtain the true random signal sequence; The true random signal sequence exports signal to external unit through D/A converter; Back production simultaneously resists mixed repeatedly filtering by the signal of D/A converter output through the signal condition unit; Convert digital signal to through A/D converter and be stored in cache element; To master control borad, master control borad transmits it to control computer through interface board and monitors front end-plate with the data transmission in the cache element.
6. true random signal according to claim 5 source; It is characterized in that: said signal Processing CPU adopts TMS320C6713 type dsp chip; D/A converter adopts the AD5547 cake core; The signal condition unit adopts the anti-repeatedly wave filter that mixes, and A/D converter adopts the AD7671 cake core, and cache element adopts the 64K dual port RAM.
7. true random signal according to claim 6 source is characterized in that: the signal condition unit adopts 8 rank elliptic filters.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201120423706 CN202306530U (en) | 2011-10-31 | 2011-10-31 | True random signal source |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201120423706 CN202306530U (en) | 2011-10-31 | 2011-10-31 | True random signal source |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202306530U true CN202306530U (en) | 2012-07-04 |
Family
ID=46375383
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201120423706 Expired - Fee Related CN202306530U (en) | 2011-10-31 | 2011-10-31 | True random signal source |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202306530U (en) |
-
2011
- 2011-10-31 CN CN 201120423706 patent/CN202306530U/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109613491B (en) | High-speed signal acquisition, storage and playback system based on FPGA | |
| CN206575438U (en) | A kind of vehicle-mounted ethernet test modular converter and test system based on BroadR Reach | |
| CN203894578U (en) | Portable automobile bus test communication tool | |
| CN204129650U (en) | A kind of Power conversion board source with power consumption monitoring function | |
| TW200636487A (en) | Transmission method of system command in computer system | |
| CN109032018B (en) | Unmanned aerial vehicle general signal processing device based on embedded GPU | |
| CN202058010U (en) | Portable monitoring control means | |
| CN202306530U (en) | True random signal source | |
| CN206224459U (en) | A kind of SCM Based Serial Communication for Multi-computer System circuit | |
| CN205845285U (en) | A kind of bluetooth kilowatt meter recorder | |
| CN202512565U (en) | IOBOX board | |
| CN202600691U (en) | Circuit structure of USB (Universal Serial Bus) control module | |
| CN201638205U (en) | Data transmission circuit of USB interface and RS-232 interface | |
| CN204256063U (en) | A kind of based on photoelectricity mixed signal parallel testing device | |
| CN209562574U (en) | A kind of NTB card | |
| CN203260030U (en) | Interface converter converting USB into RS485 with storage function | |
| CN103678231A (en) | Double-channel parallel signal processing module | |
| CN203133834U (en) | 10-gigabit pass-through module | |
| CN204256410U (en) | A kind of communication interface circuit and communication apparatus | |
| CN108966079A (en) | The control method and system of audio devices | |
| CN201435078Y (en) | Interface expansion device | |
| CN202495024U (en) | RAID (Redundant Array of Independent Disk) card | |
| CN206312128U (en) | A kind of server admin plate | |
| CN204405798U (en) | A kind of circuit board communication test box for logging instrumentation | |
| CN202334603U (en) | Network data acquirer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120704 Termination date: 20191031 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |