CN202093520U - Main control for USB key - Google Patents

Main control for USB key Download PDF

Info

Publication number
CN202093520U
CN202093520U CN2011202103095U CN201120210309U CN202093520U CN 202093520 U CN202093520 U CN 202093520U CN 2011202103095 U CN2011202103095 U CN 2011202103095U CN 201120210309 U CN201120210309 U CN 201120210309U CN 202093520 U CN202093520 U CN 202093520U
Authority
CN
China
Prior art keywords
module
chip
pin
main control
control chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2011202103095U
Other languages
Chinese (zh)
Inventor
林俊煌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nationz Technologies Inc
Original Assignee
Nationz Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nationz Technologies Inc filed Critical Nationz Technologies Inc
Priority to CN2011202103095U priority Critical patent/CN202093520U/en
Application granted granted Critical
Publication of CN202093520U publication Critical patent/CN202093520U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

The utility model relates to a main control chip for a USB key. The main control chip adopts a QFN (Quad Flat Nonleaded) package and comprises a chip body, wherein, a USB module, a Flash module, a RAM (Random Access Memory) module, as well as a first module and a second module both used for voltage conversion are all arranged in the chip body; the first module supplies working voltage for both the Flash module and the RAM module; the second module supplies working voltage for the USB module; the first module and the second module are respectively connected with one pin of the main control chip, and the other ends of the connected pins are respectively connected with a suppression circuit for suppressing the ripples generated by the main control chip; and the main control chip further comprises a pin with self-defining function which is connected with the other pins in the chip in a suspension or selection manner. The main control chip provided by the utility model has the advantages of good radiating performance, improved working stability, and excellent expansion function.

Description

A kind of main control chip that is used for USB Key
Technical field
The utility model relates to the application of electronic technology field, is specifically related to the main control chip of a kind of USB of being used for Key.
Background technology
The arrival of networked information era has brought great change to human society, and the big feature of one is exactly the digitizing and the recessivation of identity.How to identify a people's identity exactly, the protection information security is the critical problem that current informationized society must be considered carefully.Identity identifying technology is to confirm the process of operator's identity and the solution that produces in computer network.All information comprise that user's identity information all is to represent that with one group of specific data computing machine can only be discerned user's digital identity in the computer network world, and all mandates to the user also are the mandates at the number identity.How to guarantee with the operator that digital identity is operated to be exactly the lawful owner of this digital identity, that is to say that the physical identity that guarantees the operator is corresponding with digital identity, identity identifying technology is exactly in order to address this problem, as the critical point, first road of protected network assets, authentication has very important effect.
Network world several identification authentication mode commonly used comprise: static password authentication, dynamic password identification authenticating, USB Key authentication etc.Wherein with the highest based on the security of USB Key identification authentication mode, it adopts, and software and hardware combines, the double strong factor certification mode of one-time pad, has solved the contradiction between security and the ease for use well.USB Key is a kind of hardware device of USB interface, and its built-in main control chip is generally single-chip microcomputer or intelligent card chip, can store user's key or digital certificate, uses the authentication of the built-in cryptographic algorithm realization of USB Key to user identity.As the highest identity identifying technology of identification authentication mode level of security based on USB Key, be applied to the main control chip of USB Key, having the USB hardware interface that meets usb protocol is absolutely necessary, yet the pin definitions of USB interface distributes and but often is easy to be left in the basket, thereby has influence on the stability and the high efficiency of USB communication; In addition, the digital certificate that is used for digital signature also is to leave USB Key in, development along with technology, the complexity of digital certificate and storage size are also in continuous variation, be not enough to deal with increasing certificate storage as the fruit chip self-capacity, it also is very necessary having the external memorizer interface so.As seen, except the interface that satisfies USB Key application, the expansion of other communication interfaces has positive meaning.
The main control chip of USB Key mainly adopts the packing forms of SSOP28 in the market, mainly has following defective:
(1) chip volume of SSOP28 packing forms is bigger, can't satisfy application demand thin, miscellaneous goods;
(2) area of the heat radiation PAD pad on the chip chassis of SSOP28 packing forms is little, and heat dispersion is relatively poor;
(3) chip pin of SSOP28 packing forms is distributed in both sides, and stretches out the chip body, and bending and fracture take place in the production use easily.
The utility model content
Technical problem to be solved in the utility model provides the main control chip of a kind of USB of being used for Key, has improved the heat dispersion of chip, has strengthened the stability and the reliability of USB Key work.
The utility model is at the above shortcoming, the main control chip of a kind of USB of being used for Key has been proposed, comprise the chip body, be provided with USB module, Flash module, RAM module in the described chip body and be used to carry out first module and second module of voltage transitions, described first module provides operating voltage for Flash module and RAM module, and described second module provides operating voltage for the USB module; Described first module and second module respectively are connected a pin of main control chip respectively, and each external one suppresses circuit to the other end of described each pin that is connected respectively, is used to suppress the ripple that main control chip produces; Described chip also comprises the custom feature pin, and described custom feature pin is unsettled or optionally is connected with other pins in the chip.
Further, described chip adopts quad flat non-pin QFN40 encapsulation.
Further, the shape of described chip body is square, chip pin be uniformly distributed in 4 sides of chip body.
Further, described chip has at least 2 ground GND pins, is distributed in the not ipsilateral of chip respectively.
Further, described inhibition circuit is a resistance and capacitances in series and the circuit that is connected with ground GND.
In technique scheme, the utility model has adopted the packing forms of QFN (Quad Flat No-lead Package), VR25 pin, VR33 pin and self-defined pin have been increased, described VR25 pin, VR33 pin cooperate the outside circuit that suppresses, and have guaranteed stability and reliability when chip has high-power computing in inside; The self-defined pin of Yu Liuing simultaneously is for the function expansion of USB Key has stayed space widely; And the chip of the utility model encapsulation adopts quad flat non-pin package QFN40, its volume is little, can apply in a flexible way in small-sized and slim product, its pin does not stretch out outside the chip body, avoided the impaired possibility of pin in production and the use, increase the area of chip chassis heat radiation PAD pad simultaneously, made it have better heat dispersion, improved the stability in the chip operation process.
Description of drawings
Fig. 1 is the pin figure of USB Key main control chip among the utility model embodiment;
Fig. 2 is the connection diagram of first module and second module among the utility model embodiment;
Embodiment
Below in conjunction with accompanying drawing principle of the present utility model and feature are described, institute gives an actual example and only is used to explain the utility model, is not to be used to limit scope of the present utility model.
The utility model discloses the main control chip of a kind of USB of being used for Key, described chip adopts quad flat non-pin QFN encapsulation; Described chip comprises the chip body, be provided with USB module, Flash module, RAM module in the described chip body and be used to carry out first module and second module of voltage transitions, described first module provides operating voltage for Flash module and RAM module, and described second module provides operating voltage for the USB module; It is characterized in that described first module and second module respectively are connected a pin of main control chip respectively, each external one suppresses circuit to the other end of described each pin that is connected respectively, is used to suppress the ripple that main control chip produces; Described chip also comprises the custom feature pin, and described custom feature pin is unsettled or optionally is connected with other pins in the chip, is used for the function expansion of USB Key.
Described quad flat non-pin QFN encapsulation is that a kind of pad size is little, volume is little, with the encapsulation technology of plastics as the emerging surface mount chip of encapsulant, because the pad of bottom center big exposure is soldered on the heat radiation pad of PCB, makes QFN have extraordinary heat dispersion.Chip of the present utility model adopts QFN40 to encapsulate, and has the following advantages:
1) encapsulation of no pin pad takies littler PCB chip area, and chip thin (<1mm), in light weight, can satisfy the application of small-sized, slim Portable USB Key;
2) because the bottom has large-area heat radiation pad, so heat dispersion is very good, has improved the stability of USB Key main control chip operation;
3) its pin of no pin package does not stretch out outside the USB Key main control chip body, has avoided the impaired possibility of pin in chip production and the use;
4) increase VR25 pin and VR33 pin, and cooperated the outside circuit that suppresses, suppressed the ripple that the USBKey main control chip produces, further improved the stability of USB Key main control chip work.
Fig. 1 is the pin figure of USB Key main control chip among the utility model embodiment, as shown in Figure 1: described USB Key main control chip adopts the encapsulation of QFN40 form, have 40 pins, 40 pins of described USB Key main control chip are uniformly distributed in four sides of chip, and described each pin of USB Key main control chip is defined as follows:
The 1st pin definitions is RESUP/GP7;
2nd, 11,12,19,20,32,33,34,35,36,37,38,39,40 pin definitions are that NC keeps pin;
The 3rd pin definitions is Xin;
The 4th pin definitions is Xout;
The 5th pin definitions is VR25;
The 6th pin definitions is DP;
The 7th pin definitions is DM;
The 8th pin definitions is VR33;
9th, 17 pin definitions are GND;
The 10th pin definitions is SCD_CLK/GP5;
The 13rd pin definitions is SPI_TX/GP9;
14th, 25 pin definitions are VCC;
The 15th pin definitions is SCD_RST/GP6;
The 16th pin definitions is SCD_SIO/GP4;
The 18th pin definitions is SPI_RX/GP8;
The 21st pin definitions is UART_TX/GP3;
The 22nd pin definitions is SCC_CLK/GP2;
The 23rd pin definitions is SCC_RST/GP1;
The 24th pin definitions is SCC_SIO/GP0;
The 26th pin definitions is UART_RX/GP12;
The 27th pin definitions is SPI_Frout/GP11;
The 28th pin definitions is SPI_CLK/GP10;
29th, 30,31 pin definitions are TM2, TM1, TM0.
The functional description of described each pin is as shown in the table:
Figure BDA0000069904650000051
Figure BDA0000069904650000061
Figure BDA0000069904650000071
Above pin definitions only is a most preferred embodiment of the present utility model, can certainly be from different pin open numberings, perhaps adopt different counting directions to number, as definition the 5th pin among Fig. 1 is the VR25 pin, this pin is connected with first module of USB Key main control chip inside, can certainly define other pin and be connected, and define this pin for other titles with first module.Wherein, described first module is the module that the external power supply of USB Key main control chip is converted to 2.5V voltage; In like manner, second module is the module that the external voltage source of USB Key main control chip is converted to 3.3V voltage, is not limited to be connected with the 8th pin of USB Key main control chip, also can be connected with other pin, and also can replace with other title; These all variations and change do not break away from the justice that should have of the present utility model, do not give unnecessary details one by one at this, and described variation and change are all within protection domain of the present utility model.
USB Key main control chip of the present utility model has also been reserved the custom feature pin NC with expanded function, in the present embodiment, 14 custom feature pin NC have been reserved altogether, be respectively the 2nd, 11,12,19,20,32,33,34,35,36,37,38,39,40 pins of USB Key main control chip, certainly, the order that pin is arranged among the utility model embodiment does not limit, and can conveniently do any arrangement according to user's the needs and the technology of making USB Key main control chip.Described custom feature pin NC is used for the function expansion of USB Key, the custom feature pin can be connected with other pins neatly according to user's needs, to define its function, perhaps that the custom feature pin is unsettled, therefore the USB Key main control chip that provides of the utility model, adaptability is greatly improved, and can satisfy the many-sided demand of user.
Fig. 2 is the connection diagram of first module and second module among the utility model embodiment, shown in Fig. 2: first module 201 in the present embodiment in the USB Key main control chip is connected with an end of chip the 5th pin, and the external RC of the other end of the 5th pin suppresses circuit and is connected with ground; The other end of described first module 201 is connected with USB Key main control chip internal storage (for example flash flash memory 203 among Fig. 2 or RAM storer 204), the major function of described first module 201 is the operating voltage that input voltage are converted to 2.5V, for the storer (as flash flash memory 203 among Fig. 2 or RAM storer 204) of USB Key chip internal provides operating voltage.Among the utility model embodiment, the connection diagram of VR33 pin two 02 as shown in Figure 2, second module 202 in the described USB Key main control chip is connected with an end of chip the 8th pin, the external RC inhibition circuit of the other end of the 8th pin also is connected with ground; The other end of described second module 202 is connected with USB Key main control chip internal module (for example USB module 205 among Fig. 2), the major function of described second module 202 is the operating voltage that input voltage are converted to 3.3V, for USB Key main control chip internal module (as the USB module 205 among Fig. 2) provides operating voltage.
The major function of VR25 pin in the present embodiment (chip the 5th pin) and VR33 pin (chip the 8th pin) is: hardware algorithm engine that need be a large amount of because of the operate as normal of USB Key main control chip participates in computing to reach arithmetic speed faster, when the algorithm engine full speed running, power consumption rises rapidly, tend to cause the voltage of USB Key main control chip to drop to below the normal working voltage, produce voltage ripple, be easy to cause hardware algorithm engine modules operation mistake like this, therefore connect first module and second module in the utility model VR25 pin and the VR33 pin, and external inhibition circuit, to suppress voltage ripple, improve the stability of USB Key main control chip work.
The above only is preferred embodiment of the present utility model, and is in order to restriction the utility model, not all within spirit of the present utility model and principle, any modification of being done, is equal to replacement, improvement etc., all should be included within the protection domain of the present utility model.

Claims (5)

1. main control chip that is used for USB Key, comprise the chip body, be provided with USB module, Flash module, RAM module in the described chip body and be used to carry out first module and second module of voltage transitions, described first module provides operating voltage for Flash module and RAM module, and described second module provides operating voltage for the USB module; It is characterized in that described first module and second module respectively are connected a pin of main control chip respectively, each external one suppresses circuit to the other end of described each pin that is connected respectively, is used to suppress the ripple that main control chip produces; Described chip also comprises the custom feature pin, and described custom feature pin is unsettled or optionally is connected with other pins in the chip.
2. chip according to claim 1 is characterized in that, described chip adopts quad flat non-pin QFN40 encapsulation.
3. chip according to claim 1 and 2 is characterized in that the shape of described chip body is square, chip pin be uniformly distributed in 4 sides of chip body.
4. chip according to claim 3 is characterized in that, described chip has at least 2 ground GND pins, is distributed in the not ipsilateral of chip respectively.
5. chip according to claim 4 is characterized in that, described inhibition circuit is a resistance and capacitances in series and the circuit that is connected with ground GND.
CN2011202103095U 2011-06-21 2011-06-21 Main control for USB key Expired - Fee Related CN202093520U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011202103095U CN202093520U (en) 2011-06-21 2011-06-21 Main control for USB key

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011202103095U CN202093520U (en) 2011-06-21 2011-06-21 Main control for USB key

Publications (1)

Publication Number Publication Date
CN202093520U true CN202093520U (en) 2011-12-28

Family

ID=45368574

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011202103095U Expired - Fee Related CN202093520U (en) 2011-06-21 2011-06-21 Main control for USB key

Country Status (1)

Country Link
CN (1) CN202093520U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109215693A (en) * 2018-09-27 2019-01-15 深圳豪杰创新电子有限公司 QFN storage device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109215693A (en) * 2018-09-27 2019-01-15 深圳豪杰创新电子有限公司 QFN storage device

Similar Documents

Publication Publication Date Title
CN102136046B (en) High-speed low-power consumption safe secure digital (SD) card communicating method
CN102737270B (en) A kind of bank intelligent card chip secure coprocessor based on domestic algorithm
CN103390303B (en) Based on financial key and the control method thereof of audio frequency and USB data transmission
CN102136082B (en) High-speed and low-power-consumption SD (Secure Digital) card
CN209000014U (en) USB KEY chip layout structure
CN107273324A (en) A kind of server PCIE signal and the change-over circuit of USB3.0 signals
CN202093520U (en) Main control for USB key
CN204631829U (en) A kind of touch recognition and digital-scroll technique integrated circuit and external circuits thereof
CN214704547U (en) Computer mainboard and all-in-one based on explain majestic treater
CN211606520U (en) Security chip based on SIM function
CN204695305U (en) A kind of SPI communication interface based on joint product and this joint product
CN208126378U (en) A kind of 40GBPS-SSD control equipment
CN2794074Y (en) Hardware configuration information access circuit for set top box
CN202049512U (en) Electronic authentication main control chip
CN202167029U (en) USB (Universal Serial Bus) Key chip
CN206639124U (en) A kind of industrial host computer
CN201289645Y (en) Information safety equipment capable of invoking safety authentication encryption and decryption digital signature function
CN210247063U (en) Bluetooth control circuit and terminal
CN207037664U (en) A kind of computer information safe protector
CN206115420U (en) New storage medium extend system based on network storage equipment
CN201689880U (en) Safe chip
CN111158441A (en) ARM mainboard with encryption and anti-disassembly functions
CN203658978U (en) Digital photo frame and drawing board device
CN2600858Y (en) Portable data conversion processing device with standard data interface
CN110990306A (en) MCU chip adapted to multiple communication protocols

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20111228

Termination date: 20160621