CN201936308U - Web vulnerability scanner - Google Patents

Web vulnerability scanner Download PDF

Info

Publication number
CN201936308U
CN201936308U CN2011200118857U CN201120011885U CN201936308U CN 201936308 U CN201936308 U CN 201936308U CN 2011200118857 U CN2011200118857 U CN 2011200118857U CN 201120011885 U CN201120011885 U CN 201120011885U CN 201936308 U CN201936308 U CN 201936308U
Authority
CN
China
Prior art keywords
module
web vulnerability
fpga
accelerator card
web
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN2011200118857U
Other languages
Chinese (zh)
Inventor
袁宝弟
王永忠
施林林
陈相云
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
WUXI TONGWEI TECHNOLOGY Co Ltd
Original Assignee
WUXI TONGWEI TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by WUXI TONGWEI TECHNOLOGY Co Ltd filed Critical WUXI TONGWEI TECHNOLOGY Co Ltd
Priority to CN2011200118857U priority Critical patent/CN201936308U/en
Application granted granted Critical
Publication of CN201936308U publication Critical patent/CN201936308U/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Advance Control (AREA)

Abstract

The utility model provides a Web vulnerability scanner. The Web vulnerability scanner comprises an input unit, a scanning host and an output unit which are connected sequentially, the scanning host comprises a memory, an arithmetic unit and a FPGA (Field Programmable Gate Array) accelerator card which are connected with a CPU (central processing unit), and the FPGA accelerator card is connected with the CPU through a PCI (Peripheral Component Interconnect) port. Because the Web vulnerability scanner operates under a Linux platform, is added with the FPGA high-performance operation accelerator card and uses the PCI bus transmission technology, the conventional problem of low speed is solved. The Web vulnerability scanner has the advantages of high seed, high performance, high compatibility, small size and the like which ordinary PCs (personal computer) do not have, and is convenient to carry.

Description

Web vulnerability scanning device
Technical field
The utility model relates to a kind of web vulnerability scanning device based on infiltration technology, belongs to technical field of the computer network.
Background technology
Along with Internet development, the safety problem that program faced of web server operation is more and more outstanding.Guaranteeing that the web server security stably moves, is a vital task of IT department in numerous companies and the office.In existing technology, related software and use are all installed in the work of web security sweep on PC.But because these all are based on and finish on the PC, cause its development that corresponding limitation is arranged, improve speed and performance if desired, the performance that must spend more time optimize codes algorithm and dependence PC improves, and this causes their realization to be in the wait that can not expect, and often the pulling speed of PC does not always satisfy requirement.
Summary of the invention
The purpose of this utility model is to remedy the limitation of existing implementation method, and a kind of web vulnerability scanning device based on infiltration technology is provided, and is applicable to various types of websites are scanned.
The technical scheme that provides according to the utility model, described Web vulnerability scanning device, comprise the input equipment, scanning main frame and the output device that connect successively, described scanning main frame comprises storer, arithmetical unit and the FPGA accelerator card that is connected with CPU, and described FPGA accelerator card links to each other with CPU by pci interface.Input equipment generally adopts external connection keyboard.Output device is generally display.
Described FPGA accelerator card comprises: pci bus interface module, fpga core computing module, application storage module, temporary variable memory module, interface logic module, described fpga core computing module links to each other with application storage module, temporary variable memory module and interface logic module respectively, and described interface logic module links to each other with the pci bus interface module.
Advantage of the present utility model is:
1. use the free (SuSE) Linux OS of increasing income, very strong compatibility and stable is arranged, support multitask, multi-user's work.
2. use FPGA high-performance accelerator card, utilize the pci bus transmission technology, solved traditional slow-footed problem, improved arithmetic speed and execution speed greatly.
3. programmability is strong, and hardware interface adopts the mode of computer peripheral equipment general purpose control register, status register to define, and interface is clear and definite, can have good transplantability according to different operating system design drivers.
4. code section adopts current most popular multithreading, has broken traditional long shortcoming of single-threaded execution time.
5. superior performance, hardware platform adopts DDR2, and FLASH and field programmable gate array have been formed a system control cpu that has high throughput.
Description of drawings
Fig. 1 is the structural drawing of web vulnerability scanning device.
Fig. 2 is a FPGA accelerator card structural drawing.
Embodiment
The utility model is described in further detail below in conjunction with drawings and Examples.
As shown in Figure 1, this Web vulnerability scanning device comprises input equipment, scanning main frame and the output device that connects successively, and driving under (SuSE) Linux OS and web scanning software part.Described scanning main frame comprises storer, arithmetical unit and the FPGA accelerator card that is connected with CPU, and described FPGA accelerator card links to each other with CPU by pci interface.
This web vulnerability scanning device has used FPGA accelerator card as shown in Figure 2, it comprises with PCI9056 being the pci bus interface module of core, with EP3C120F484 FPGA(field programmable gate array) be its main operational module, with the PC28F640P30B85(FLASH storage chip) be the application storage module and with the MT47H64M16HR-3(DD2 chip) be the temporary variable storage module, the EPM2210F256(CPLD programmable logic chip) the interface logic module; The fpga core computing module links to each other with application storage module, temporary variable memory module and interface logic module respectively, and described interface logic module links to each other with the pci bus interface module.Constitute the PCI slot that a whole hardware is inserted in computing machine by pci bus interface module, computing module, temporary variable memory module, interface logic module and application storage module, under the driving under (SuSE) Linux OS and the control of application software, realize high-speed computation.Such advantage is that transmission speed is fast, and function and extendability are strong, and programmability is strong, can be according to different application, and the design corresponding application software realizes different calculation functions, conveniently is applied in other field.
What this vulnerability scanning device used is B/S (browser/server) structure, and input equipment is generally external common keyboard, and output device is generally display, and the FPGA accelerator card just is embedded in the scanning main frame.The user utilizes Web browser that long-range scanning main frame is carried out Long-distance Control, by the user scan depths and scan mode is set by the control platform on the scanning main frame, and scanning process comprises scanning and analyzes two stages; At sweep phase, user side utilizes Web browser that long-range web server is carried out Long-distance Control, by the user scan depths and scan mode is set by the control platform of scanning on the main frame, and the link of webpage is scanned; In the described analysis phase, utilize the vulnerability database on the scanning main frame that website and associated server are carried out the simulation intruder attack of non-destructive matter, sum up at last and be written as test report.
This web vulnerability scanning device is based on common 1U cabinet, but not exclusively depend on this cabinet, the FPGA high-performance accelerator card that uses, make hardware accelerator that this scanner has oneself (owing to adopted the FPGA hardware module to rely on its characteristic efficient and executed in parallel computing multiple task management, break away from the single-threaded execution speed of PC slow etc. problem, reach hardware-accelerated).
FPGA will be set at PS, FPS in the course of the work, under the FPP mode of operation, by PCI 9056 bridge modules, the data that need computing are delivered to this FPGA accelerator card by the PC end, utilizing its internal logic gate circuit, the algorithmic technique of uses advanced realizes computing.
The course of work of described web vulnerability scanning device comprises scanning and analyzes two stages: at sweep phase, user side utilizes Web browser that long-range web server is carried out Long-distance Control, by the user scan depths and scan mode are set by the control platform of scanning on the main frame, the link of webpage is scanned; When grasping webpage, comprise two kinds of strategies: breadth First and depth-first; Described breadth First is meant and grasps all webpages that link in the start page earlier, selects one of them linked web pages then, continues to grasp all webpages that link in this webpage; Described depth-first is meant from start page, follows the tracks of according to each link, handles this circuit and changes next initial url page afterwards again over to; In the described analysis phase, utilize the vulnerability database on the scanning main frame that website and associated server are carried out the simulation intruder attack of non-destructive matter, sum up at last and be written as test report.
Web vulnerability scanning device described in the utility model, be operated under the (SuSE) Linux OS environment, this system has very strong compatibility and stable reliably, support multi-user and multitask, and added FPGA high performance computation accelerator card, what use is the pci bus transmission technology, has solved traditional slow-footed problem.What this vulnerability scanning device adopted is the 1U cabinet, and equipment such as mainboard, CPU all are to adopt mainstream configuration, have the not available advantages of common PC such as speed is fast, performance is high, compatibility is good, volume is little, easy to carry.

Claims (4)

1. Web vulnerability scanning device, comprise the input equipment, scanning main frame and the output device that connect successively, it is characterized in that: described scanning main frame comprises storer, arithmetical unit and the FPGA accelerator card that is connected with CPU, and described FPGA accelerator card links to each other with CPU by pci interface.
2. Web vulnerability scanning device according to claim 1, it is characterized in that described FPGA accelerator card comprises: pci bus interface module, fpga core computing module, application storage module, temporary variable memory module, interface logic module, described fpga core computing module links to each other with application storage module, temporary variable memory module and interface logic module respectively, and described interface logic module links to each other with the pci bus interface module.
3. Web vulnerability scanning device according to claim 1 is characterized in that described input equipment adopts external connection keyboard.
4. Web vulnerability scanning device according to claim 1 is characterized in that described output device adopts display.
CN2011200118857U 2011-01-14 2011-01-14 Web vulnerability scanner Expired - Lifetime CN201936308U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011200118857U CN201936308U (en) 2011-01-14 2011-01-14 Web vulnerability scanner

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011200118857U CN201936308U (en) 2011-01-14 2011-01-14 Web vulnerability scanner

Publications (1)

Publication Number Publication Date
CN201936308U true CN201936308U (en) 2011-08-17

Family

ID=44447825

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011200118857U Expired - Lifetime CN201936308U (en) 2011-01-14 2011-01-14 Web vulnerability scanner

Country Status (1)

Country Link
CN (1) CN201936308U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106790031A (en) * 2016-12-15 2017-05-31 四川长虹电器股份有限公司 Open port test device and its processing method
CN110944023A (en) * 2019-12-31 2020-03-31 联想(北京)有限公司 Network security management equipment and network security management method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106790031A (en) * 2016-12-15 2017-05-31 四川长虹电器股份有限公司 Open port test device and its processing method
CN110944023A (en) * 2019-12-31 2020-03-31 联想(北京)有限公司 Network security management equipment and network security management method

Similar Documents

Publication Publication Date Title
EP3923160A1 (en) Method, apparatus, device and storage medium for training model
Beamer et al. Direction‐optimizing breadth‐first search
Dosanjh et al. Exascale design space exploration and co-design
DE102018126150A1 (en) DEVICE, METHOD AND SYSTEMS FOR MULTICAST IN A CONFIGURABLE ROOM ACCELERATOR
DE102018005216A1 (en) Processors, methods and systems for a configurable spatial accelerator with transaction and repetition features
CN104915322A (en) Method for accelerating convolution neutral network hardware and AXI bus IP core thereof
O’Leary et al. Computing essentials 2017: Making IT work for you
AU2020233909B2 (en) Validating and estimating runtime for quantum algorithms
AU2017399399B2 (en) Method and system for optimizing database system, electronic device, and storage medium
CN106547636A (en) Debugging system and method
Abbani et al. A distributed reconfigurable active SSD platform for data intensive applications
CN201936308U (en) Web vulnerability scanner
CN102882932A (en) Information safety virtual experimental system based on cloudy server
EP3819853A2 (en) Document type recommendation method and apparatus, electronic device and readable storage medium
Xu et al. Empowering R with high performance computing resources for big data analytics
CN203057169U (en) Network cipher machine based on FPGA (Field Programmable Gate Array)
CN104615437A (en) GPU (graphics processing unit) based software system architecture and UML (unified modeling language) and ADL (architecture description language) combined describing method
CN203133754U (en) KVM board card based on server provided with CPCI framework
US20170337257A1 (en) Categorically filtering search results
Rjabov et al. Interactions of Zynq-7000 devices with general purpose computers through PCI-express: A case study
Fang et al. Generalized pattern matching micro-engine
Antichi et al. From 1G to 10G: code reuse in action
Someswararao et al. Recent advancements in parallel algorithms for string matching on computing models–a survey and experimental results
Xue et al. Parallel FFT implementation based on multi-core DSPs
CN202127411U (en) Management system of Loongson server

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term

Granted publication date: 20110817

CX01 Expiry of patent term