CN201868071U - Display panel - Google Patents
Display panel Download PDFInfo
- Publication number
- CN201868071U CN201868071U CN2010205983124U CN201020598312U CN201868071U CN 201868071 U CN201868071 U CN 201868071U CN 2010205983124 U CN2010205983124 U CN 2010205983124U CN 201020598312 U CN201020598312 U CN 201020598312U CN 201868071 U CN201868071 U CN 201868071U
- Authority
- CN
- China
- Prior art keywords
- resistance value
- display panel
- skip floor
- signal lead
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The utility model relates to a display panel, which comprises a display area, a driving circuit, a plurality of signal lines and a plurality of jumping-layer assemblies, wherein a plurality of pixel units for displaying images are contained in the display area; the driving circuit is arranged outside the display area and used for driving the pixel units; the resistance values of the signal lines are mutually unequal, and the signal lines are electrically connected between the display area and the driving circuit and used for transmitting signals; and the jumping-layer assemblies are arranged on the signal lines, and the jumping-layer assemblies are used for compensating the resistance values of the signal lines, so that the resistance values of all the signal lines are mutually matched. The display quality of the images can be improved by the display panel, and the signal lines in a unit wiring space has a higher resistance-compensating efficiency.
Description
Technical field
The relevant a kind of display panel of the utility model, relevant especially a kind of display panel that is provided with the skip floor assembly with the resistance value of compensating signal cabling.
Background technology
Flat-panel screens (flat panel display, FPD) become main product on the market, the kind of flat-panel screens is also more and more, such as: LCD (liquid crystal display, LCD), organic light emitting diode display (organic light emitted diode display, OLED display), plasma display (plasma display panel, PDP) and Field Emission Display (field emission display, FED) etc.The problem that these displays can run into usually is: the transmission quality of sweep signal or data-signal is not good, and then influences the display quality of display panel.
Generally speaking, because the conductor length of the signal lead between the viewing area of driving circuit and panel is also inconsistent, being uneven in length of each signal lead, thereby the inconsistent problem of resistance value of generation signal lead, therefore influence the delivery quality of signal easily, cause viewing area brightness irregularities, video imaging not good.
Figure 1A shows the configuration schematic diagram of driving circuit and signal lead in first kind of display panel.Generally speaking, display panel 10 comprises a viewing area 12, is located at the one drive circuit 14 outside this viewing area 12, and is located at this viewing area 12 and 14 a plurality of signal lead 102,104 in order to the transmission signal of this driving circuit.Viewing area 12 is the part of main show image, includes a plurality of pixel cells 123 that are staggered to form by a plurality of sweep traces 121 and a plurality of data lines 122.These signal lead 102,104 corresponding sweep traces 121 and data line 122 can be divided into sweep signal cabling 102 and data- signal cabling 104, and 14 of driving circuits are used for driving these pixel cells 123.Driving circuit 14 sends control signal and data-signal, is passed to each pixel cell 123 in the viewing area 12 by sweep signal cabling 102 and data-signal cabling 104, and then demonstrates required color, with show image.In addition, driving circuit 14 can integrated circuit, and (integrated circuit, IC) chip is realized, or is implemented on flexible printer circuit (flexible printed circuit, FPC) substrate.
Figure 1B shows the configuration schematic diagram of driving circuit and signal lead in second kind of display panel.Different with the display panel 10 of Figure 1A is, the display panel 10 ' of Figure 1B has two kinds of driving circuits, be gate driver circuit 16 ' and source electrode drive circuit 14 ', gate driver circuit 16 ' by sweep signal cabling 102 transfer control signal to sweep trace 121, source electrode drive circuit 14 ' by data-signal cabling 104 communicated data signals to data line 122.In addition, gate driver circuit 16 ' all can be realized by the IC chip with source electrode drive circuit 14 ', or is implemented on the FPC substrate.
Generally speaking; there is the unequal phenomenon of length between the cabling in the layout regular meeting of these signal lead 102,104; the track lengths in sweep signal cabling 102 and data-signal cabling 104 its outsides can be greater than the track lengths of inboard; for example; shown in Fig. 2 A and Fig. 2 B; the length of N bars cabling (102 or 104) is greater than the length of M bars cabling (102 or 104); so; the resistance value of N bars cabling can be greater than the resistance value of M bars cabling, and when the difference of the two bars cabling resistance values of the number difference of N and M when being maximum can be maximum.
Because the resistance value of each sweep signal cabling 102 is not consistent, can cause the sweep signal driving time to produce the situation of deviation, and the resistance value of each data-signal cabling 104 is not consistent, can cause the transmission quality of data-signal not good, even cause image distortion, and above-mentioned two kinds of situations all can cause brightness irregularities, the not good situation of video imaging of viewing area 12.
United States Patent (USP) announces the 6th, 879, and No. 367 case discloses a kind of display panel, the resistance value difference that it utilizes the meander wire configuration mode to differ and caused with the compensating signal track lengths.See also Fig. 3 A and Fig. 3 B, Fig. 3 A shows the configuration schematic diagram of known display panel 30, the structural representation of signal lead 302 among Fig. 3 B displayed map 3A.As shown in Figure 3A, display panel 30 comprises viewing area 32, is located at the driving circuit 34 outside this viewing area 32, and is connected in this viewing area 32 and 34 a plurality of signal lead 302 in order to the transmission signal of this driving circuit.Viewing area 32 includes a plurality of pixel cells 323 that are staggered to form by a plurality of sweep traces 321 and a plurality of data lines 322.The function of viewing area 32, driving circuit 34 and signal lead 302 or effect are as previously mentioned.Shown in Fig. 3 B, the length (L) of the tortuous cabling section of the length of the tortuous cabling section of M bars cabling (L ') constant proportion N bars cabling is come longly, to compensate the difference in length of M bars cabling and N bars cabling, make M bars cabling equate in fact, and then reach the effect of resistance value compensation with length after N bars cabling is incorporated tortuous cabling section separately into.
Yet, in the resistance value compensation mode of aforementioned known technology, the length of tortuous cabling section L, L ' can be subject to the portion of terminal fabric width, being not suitable for being applied to the display panel of some type or size, is not all can reach inboard signal cabling resistance value in all cases and outermost signal lead resistance value is mated fully.And in the aforementioned known technology, the resnstance transformer ability of unit length or unit intensity is restricted easily, is unfavorable for the development of high density or high-resolution display panel.
The utility model content
A purpose of the present utility model is to provide a kind of display panel, with not good viewing area brightness irregularities that is caused of the delivery quality that improves signal or the not good problem of video imaging.
Another purpose of the present utility model is to provide a kind of display panel, so that the resnstance transformer efficient of higher signal cabling to be provided in the unit wiring space.
According to above-mentioned purpose, the utility model provides a kind of display panel, comprising: a viewing area includes a plurality of pixel cells in order to show image; One drive circuit is located at outside this viewing area, in order to drive these pixel cells; A plurality of signal lead, its resistance value is unequal each other, these signal lead be electrically connected at this viewing area and this driving circuit between, in order to the transmission of suppling signal; And a plurality of skip floor assemblies, be located on these signal lead, wherein these skip floor assemblies are in order to compensate the resistance value of these signal lead, and making respectively, the resistance value of this signal lead matches each other.
In an embodiment, the area of these skip floor assemblies and its resistance value are inverse relation, and respectively resistance value the greater of this signal lead is provided with this bigger skip floor assembly of area, and respectively the resistance value smaller of this signal lead is provided with this less skip floor assembly of area.
In another embodiment, in order to compensate the area sizableness of employed these skip floor assemblies of these signal lead resistance values, resistance value the greater of these signal lead is provided with these less skip floor assemblies of number, and the resistance value smaller of these signal lead is provided with these more skip floor assemblies of number.
These skip floor assemblies can comprise a first metal layer, one second metal level and one first oxide layer, and tool one first contact hole and one second contact hole, this first oxide layer sees through this first contact hole and this second contact hole to electrically connect this first metal layer and this second metal level.This first oxide layer can comprise an indium oxide layer of tin.The contact area of this first oxide layer and this first metal layer and this second metal level determines the area size of this skip floor assembly.In addition, arbitrary this signal lead can be made of this first metal layer or this second metal level extension institute.
The utility model designs the skip floor assembly that different numbers or area vary in size on the signal lead of display panel, the resistance value of coming the compensating signal cabling makes the resistance value of each signal lead equal in fact.The utility model can provide the resnstance transformer of greater efficiency in the unit wiring space, can more effective compensating signal cabling resistance value difference in limited portion of terminal fabric width.
Description of drawings
Below in conjunction with accompanying drawing the technical solution of the utility model is elaborated.
Figure 1A shows the configuration schematic diagram of driving circuit and signal lead in first kind of display panel.
Figure 1B shows the configuration schematic diagram of driving circuit and signal lead in second kind of display panel.
Fig. 2 A shows that the data-signal cabling that is positioned at the outside is positioned at inboard data-signal track lengths and is long synoptic diagram.
Fig. 2 B shows that the sweep signal cabling that is positioned at the outside is positioned at inboard sweep signal track lengths and is long synoptic diagram.
Fig. 3 A shows the configuration schematic diagram of known display panel.
Fig. 3 B shows the structural representation of signal lead among the 3A figure.
Fig. 4 A shows the driving circuit of a kind of display panel of implementing according to the utility model and the configuration schematic diagram of signal lead.
Fig. 4 B shows the driving circuit of the another kind of display panel of implementing according to the utility model and the configuration schematic diagram of signal lead.
Fig. 5 A shows that the data-signal cabling that is positioned at the outside in the utility model is positioned at inboard data-signal track lengths and is long synoptic diagram.
Fig. 5 B shows that the sweep signal cabling that is positioned at the outside in the utility model is positioned at inboard sweep signal track lengths and is long synoptic diagram.
Fig. 6 A shows that each signal lead of display panel of the present utility model is provided with the identical but synoptic diagram of the skip floor assembly that number is different of area.
Fig. 6 B shows that each signal lead of display panel of the present utility model is provided with the area difference but the synoptic diagram of the same number of skip floor assembly.
Fig. 7 shows the structural representation of skip floor assembly in the utility model
Embodiment
See also Fig. 4 A, Fig. 4 B, Fig. 5 A, Fig. 5 B and Fig. 6 A; Fig. 6 B, the utility model is gone up design skip floor assembly (jumper) 62 in display panel 40,40 ' signal lead (as sweep signal cabling 402, data-signal cabling 404), utilize the number number of skip floor assembly 62 or the resistance value that the area difference in size is come compensating signal cabling 402,404, to reach signal lead 402,404 resistance values coupling, make the resistance value of each signal lead 402,404 equal in fact, improve the not good viewing area brightness irregularities that causes of delivery quality or the not good problem of video imaging of signal.Display panel 40,40 ' of the present utility model can be LCD (liquid crystal display, LCD), organic light emitting diode display (organic light emitted diode display, OLED display), plasma display (plasma display panel, PDP) and Field Emission Display (field emission display, the FED) display panel of Denging.
Shown in Fig. 4 A, display panel 40 of the present utility model comprises a viewing area 42, one drive circuit 44 and a plurality of signal lead 402,404, i.e. a plurality of sweep signal cablings 402 and a plurality of data-signal cablings 404.Viewing area 42 is the part of main show image, includes a plurality of pixel cells 423 in order to show image that are staggered to form by a plurality of sweep traces 421 and a plurality of data lines 422.Driving circuit 44 is located at outside the viewing area 42, is used for driving these pixel cells 423.Sweep signal cabling 402 and data-signal cabling 404 be located at viewing area 42 and driving circuit 44 between, sweep trace 421 in the corresponding respectively viewing area 42 and data line 422 and establish, sweep signal cabling 402 and data-signal cabling 404 connect sweep trace 421, the data line 421 in driving circuit 44 and the viewing area 42 respectively, in order to the transmission of suppling signal.Driving circuit 44 sends control signal and data-signal, is passed to each pixel cell 423 in the viewing area 42 by sweep signal cabling 402 and data-signal cabling 404, with show image.See also Fig. 4 B, different with Fig. 4 A is, the driving circuit of the display panel 40 ' shown in Fig. 4 B is divided into gate driver circuit 46 ' and source electrode drive circuit 44 ', gate driver circuit 46 ' by sweep signal cabling 402 transfer control signal to the viewing area sweep trace 421 in 42, source electrode drive circuit 44 ' is by the data line 422 of data-signal cabling 404 communicated data signals to the viewing area.Driving circuit 44 among Fig. 4 A and the gate driver circuit among Fig. 4 B 46 ' and source electrode drive circuit 44 ' can integrated circuit (integrated circuit, IC) chip is realized, or be implemented on flexible printer circuit (flexible printed circuit, FPC) substrate.Be noted that the utility model is not limited to use the display panel 40,40 ' shown in Fig. 4 A and Fig. 4 B, the display panel that otherwise is configured, the also applicable technical scheme of utilizing skip floor assembly compensating signal cabling resistance value that the utility model proposes.
The utility model sees through to be located at skip floor assembly 62 on display panel 40,40 ' the sweep signal cabling 402 and data-signal cabling 404, so that the resistance value of signal lead 402,404 coupling.Fig. 7 shows the structural representation of skip floor assembly 62 in the utility model.Skip floor assembly 62 comprises a first metal layer 701, one second metal level 702 and one first oxide layer 703.Skip floor assembly 62 has two metal contact holes, this two metal contact hole comprises one first contact hole 711 and one second contact hole 712, this first contact hole 711 forms in the first metal layer 701 top perforates, this second contact hole 712 forms in the 702 top perforates of second metal level, and first oxide layer 703 sees through first contact hole 711 and second contact hole 712 electrically connects the first metal layer 201 and second metal level 702.First oxide layer 703 can comprise an indium oxide layer of tin.The material of the first metal layer 701 can be aluminium or other conductor material, and the material of second metal level 702 can be composite material or other single or composite conductor material that is suitable for of molybdenum/aluminium/molybdenum (Mo/Al/Mo).
Because the first metal layer 701 is different with the material of first oxide layer 703, has bigger resistance value between its surface of contact.In like manner, also has bigger resistance value between the surface of contact of second metal level 702 and first oxide layer 703.Therefore, skip floor assembly 62 can be used to the resistance value of compensating signal cabling 402,404.And in the skip floor assembly 62, contact area and its resistance value of this two different layers structure are inverse relation, that is the big more then resistance value of contact area is more little, and the more little then resistance value of contact area is big more.The resistance value of skip floor assembly 62 depends on the size of this contact area, and the area of skip floor assembly 62 can be decided by the contact area of first oxide layer 703 with the first metal layer 701 and second metal level 702.In addition, arbitrary this signal lead 402,404 can be extended institute by the first metal layer 701 or second metal level 702 and be constituted, and also can use other metal level to constitute signal lead 402,404, and it is connected with the first metal layer 701 or second metal level 702 again.
Fig. 6 A shows that display panel of the present utility model 40, each signal lead 402,404 of 40 ' are provided with the identical but synoptic diagram of the skip floor assembly 62 that number is different of area.Shown in Fig. 5 A, Fig. 5 B and Fig. 6 A, no matter be that the sweep signal cabling 402 or the track lengths in data-signal cabling 404 its outsides can be greater than the track lengths of inboard, for example, shown in Fig. 5 A, Fig. 5 B, the length of N bars cabling is greater than the length of M bars cabling, that is to say that the resistance value of N bars cabling can be greater than the resistance value of M bars cabling.In Fig. 6 A, the area of each skip floor assembly 62 is all identical, its resistance value is also identical, the utility model promptly utilizes proper number is set on each signal lead 402 (or 404), the skip floor assembly 62 of serial connection compensates the resistance value difference of each signal lead 402 (or 404) each other, makes the resistance value of each signal lead 402 (or 404) equal in fact.If area sizableness in order to employed each the skip floor assembly 62 of resistance value of compensating signal cabling 402 (or 404), resistance value the greater of signal lead 402 (or 404) then is provided with the less skip floor assembly 62 of number, and the resistance value smaller of signal lead 402 (or 404) then is provided with the more skip floor assembly 62 of number.Because the resistance value of N bars cabling greater than the resistance value of M bars cabling, therefore provides the number of the skip floor assembly 62 that gives M bars cabling to be greater than the number that the skip floor assembly 62 that gives N bars cabling is provided.Design P skip floor assembly 62 after suitably calculating on N bars cabling, Q skip floor assembly 62 of design got the compensation that suitable substance P, Q value then can effectively reach the signal lead resistance value on M bars cabling.For example: the resistance value of supposing N bars cabling is R1=2500 Ω, the resistance value of M bars cabling is R2=1000 Ω, the contact impedance of the skip floor assembly 62 that area is A is 150 Ω, then need at the M bars cabling skip floor assembly 62 that 10 areas are set is A, so that the resistance value of N, M bars cabling coupling is expressed as follows:
R2’＝R2+150Ω×10＝1000Ω+1500Ω＝2500Ω＝R1
Wherein R2 ' is a M bars cabling with the all-in resistance after skip floor assembly 62 compensation that are A of 10 areas, and the resistance value of itself and N bars cabling is complementary.Be noted that, be provided with at every bars cabling 402 (or 404) under the situation of the different skip floor assembly 62 of number, the utility model is not limited to every bars cabling 402 (or 404) skip floor assembly 62 that all usable floor area is identical, also can use the different skip floor assembly 62 of a plurality of areas on every bars cabling 402 (or 404), the resistance value coupling of signal lead 402 (or 404) is got final product.
Fig. 6 B shows that display panel of the present utility model 40, each signal lead 402,404 of 40 ' are provided with the different but synoptic diagram of the same number of skip floor assembly 62 of area.Shown in Fig. 5 A, Fig. 5 B and Fig. 6 B, the utility model promptly utilizes the skip floor assembly 62 that proper area is set on each signal lead 402 (or 404) to compensate the resistance value difference of each signal lead 402 (or 404), makes the resistance value of each signal lead 402 (or 404) equal in fact.If the number in order to the employed skip floor assembly 62 of resistance value that compensates every bars cabling 402 (or 404) is suitable, resistance value the greater of signal lead 402 (or 404) is then established the bigger skip floor assembly 62 of area, and the resistance value smaller of signal lead 402 (or 404) then establishes the less skip floor assembly 62 of area.For example, shown in Fig. 5 A, Fig. 5 B, because the resistance value of N bars cabling is greater than the resistance value of M bars cabling, and, therefore provide the area of the skip floor assembly 62 that gives M bars cabling to be less than the area that the skip floor assembly 62 that gives N bars cabling is provided because of area and its resistance value of skip floor assembly 62 is inverse relation.After suitably calculating area being set on N bars cabling is that A, resistance value are the skip floor assembly 62 of R, it is that A ', resistance value are the skip floor assembly 62 of R ' that area is set on M bars cabling, get suitable skip floor assembly 62 area A, A ' and then can correspondingly obtain skip floor assembly 62 resistance value R, R ', and then effectively reach the compensation of signal lead 402 (or 404) resistance value.For example: the resistance value of supposing N bars cabling is R1=2500 Ω, the resistance value of M bars cabling is R2=1000 Ω, the contact impedance of the skip floor assembly 62 that area is A is 150 Ω, then need the skip floor assembly 62 that area is 1/10 (A) to be set, so that the resistance value of N, M bars cabling coupling at M bars cabling.Be noted that, be provided with at every bars cabling 402 (or 404) under the situation of the different skip floor assembly 62 of area, the utility model is not limited to every bars cabling 402 (or 404) and only uses a skip floor assembly 62, wantonly two bars cablings 402 (or 404) also can use the different skip floor assembly 62 of number different area, and the resistance value coupling of signal lead 402 (or 404) is got final product.
In the utility model, the resnstance transformer of greater efficiency can be provided in the unit wiring space, difference that can more effective compensating signal cabling resistance value in limited portion of terminal fabric width to reach signal lead resistance value coupling, makes the resistance value of each signal lead equal in fact.And the making of the first metal layer of skip floor assembly, second metal level and first oxide layer can be identical with the material of the thin film transistor switch assembly of making panel, shared electrode and can make simultaneously in the utility model, therefore do not need extra processing procedure cost.
Display panel with medium and small-sized is example, and is as shown in the table:
The resistance value difference that can find the bigger then article one of size and the last item sweep signal cabling is just bigger, and this resistance value difference is more than 3000 Ω.In addition, can find that portion of terminal can carry out that the fabric width of signal lead resnstance transformer is then non-to be increased during with the panel chi, but drop on 700-1100um between.In addition, see through to calculate with (1) prior art relatively and dispose the mode of compensation resistance values and (2) the utility model to come the mode of compensation resistance values, relatively this dual mode unit length internal resistance compensation ability that can provide with the skip floor assembly with meander wire.With regard to prior art configuration meander wire, the resnstance transformer value in its unit length is 13 Ω, and the compensation way of the utility model configuration skip floor assembly can provide the resnstance transformer of 100-200 Ω.This shows that in the fabric width of limited signal lead resnstance transformer, the utility model can provide more effective resnstance transformer effect.
The foregoing description only is the Implementation Modes that provides in order to allow those skilled in the art understand the utility model.The utility model is not limited in above-mentioned embodiment, any those skilled in the art easily full of beard and improvement all in design of the present utility model, protection domain of the present utility model is as the criterion when looking aforesaid the claim person of defining.
Claims (10)
1. a display panel is characterized in that, comprising:
One viewing area includes a plurality of pixel cells in order to show image;
One drive circuit is located at outside this viewing area, in order to drive these pixel cells;
A plurality of signal lead, its resistance value is unequal each other, these signal lead be electrically connected at this viewing area and this driving circuit between, in order to the transmission of suppling signal; And
A plurality of skip floor assemblies are located on these signal lead, and wherein these skip floor assemblies are in order to compensate the resistance value of these signal lead, and making respectively, the resistance value of this signal lead matches each other.
2. display panel as claimed in claim 1 is characterized in that, the area of these skip floor assemblies and its resistance value are inverse relation.
3. display panel as claimed in claim 2 is characterized in that, respectively resistance value the greater of this signal lead is provided with this bigger skip floor assembly of area.
4. display panel as claimed in claim 2 is characterized in that, respectively the resistance value smaller of this signal lead is provided with this less skip floor assembly of area.
5. display panel as claimed in claim 1 is characterized in that, in order to compensate the area sizableness of employed these skip floor assemblies of these signal lead resistance values, resistance value the greater of these signal lead is provided with these less skip floor assemblies of number.
6. display panel as claimed in claim 1 is characterized in that, in order to compensate the area sizableness of employed these skip floor assemblies of these signal lead resistance values, the resistance value smaller of these signal lead is provided with these more skip floor assemblies of number.
7. display panel as claimed in claim 1 is characterized in that, these skip floor assemblies comprise a first metal layer, one second metal level and one first oxide layer, and this first oxide layer electrically connects this first metal layer and this second metal level.
8. display panel as claimed in claim 7 is characterized in that, the contact area of this first oxide layer and this first metal layer and this second metal level determines the area size of this skip floor assembly.
9. display panel as claimed in claim 7 is characterized in that, arbitrary this signal lead is extended institute by this first metal layer or this second metal level and constituted.
10. display panel as claimed in claim 7, it is characterized in that, arbitrary this skip floor assembly has one first contact hole and one second contact hole, and this first oxide layer sees through this first contact hole and this second contact hole to electrically connect this first metal layer and this second metal level.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010205983124U CN201868071U (en) | 2010-11-04 | 2010-11-04 | Display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010205983124U CN201868071U (en) | 2010-11-04 | 2010-11-04 | Display panel |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201868071U true CN201868071U (en) | 2011-06-15 |
Family
ID=44139221
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010205983124U Expired - Fee Related CN201868071U (en) | 2010-11-04 | 2010-11-04 | Display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201868071U (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103198802A (en) * | 2012-04-23 | 2013-07-10 | 友达光电股份有限公司 | Bus configuration in gate driver and configuration method thereof |
| TWI450375B (en) * | 2011-09-01 | 2014-08-21 | Chunghwa Picture Tubes Ltd | Active device array substrate |
| WO2017084143A1 (en) * | 2015-11-19 | 2017-05-26 | 深圳市华星光电技术有限公司 | Liquid crystal display device and liquid crystal display |
| CN106782418A (en) * | 2017-03-08 | 2017-05-31 | 京东方科技集团股份有限公司 | The driving method of display panel, device and display device |
| CN107894862A (en) * | 2017-11-29 | 2018-04-10 | 武汉天马微电子有限公司 | Display panel and its display device |
| CN108389880A (en) * | 2018-02-23 | 2018-08-10 | 武汉华星光电半导体显示技术有限公司 | A kind of OLED display panel and OLED display |
-
2010
- 2010-11-04 CN CN2010205983124U patent/CN201868071U/en not_active Expired - Fee Related
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI450375B (en) * | 2011-09-01 | 2014-08-21 | Chunghwa Picture Tubes Ltd | Active device array substrate |
| CN103198802A (en) * | 2012-04-23 | 2013-07-10 | 友达光电股份有限公司 | Bus configuration in gate driver and configuration method thereof |
| CN103198802B (en) * | 2012-04-23 | 2015-11-25 | 友达光电股份有限公司 | Bus configuration in gate drivers extremely collocation method |
| WO2017084143A1 (en) * | 2015-11-19 | 2017-05-26 | 深圳市华星光电技术有限公司 | Liquid crystal display device and liquid crystal display |
| CN106782418A (en) * | 2017-03-08 | 2017-05-31 | 京东方科技集团股份有限公司 | The driving method of display panel, device and display device |
| CN107894862A (en) * | 2017-11-29 | 2018-04-10 | 武汉天马微电子有限公司 | Display panel and its display device |
| CN108389880A (en) * | 2018-02-23 | 2018-08-10 | 武汉华星光电半导体显示技术有限公司 | A kind of OLED display panel and OLED display |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10700147B2 (en) | Array substrate, organic light emitting display panel and organic light emitting display device | |
| CN201868071U (en) | Display panel | |
| US10424248B2 (en) | Display panel and display device | |
| CN107403827B (en) | Display substrate and display device | |
| CN111092108B (en) | Display panel and display device | |
| KR102446768B1 (en) | Display device using semiconductor light emitting device and method for manufacturing | |
| CN107887421A (en) | A kind of display panel and display device | |
| US20120092308A1 (en) | Display panel | |
| KR102245304B1 (en) | Display device with power supply in cover type | |
| KR20140064156A (en) | Flexible organic light emitting display device | |
| US20190049805A1 (en) | Display panel and display device | |
| US20110164023A1 (en) | Organic light emitting diode display | |
| CN102081903A (en) | Organic light emitting display | |
| TWI324269B (en) | Display panel having repair lines and signal lines disposed at different substrate | |
| US20240078960A1 (en) | Display device | |
| US20130113688A1 (en) | Array substrate for gate-in-panel-type organic light-emitting diode display device | |
| CN107015407A (en) | Display device with virtual terminal | |
| KR20150037198A (en) | Display panel and display device having the same | |
| KR102409704B1 (en) | Flexible film, display panel and display device comprising the same | |
| US10546911B2 (en) | Organic light-emitting display panel and electronic device | |
| KR20180121292A (en) | Light emitting diode display apparatus | |
| US20110050673A1 (en) | Display module and display apparatus | |
| KR20190088151A (en) | Display device | |
| CN113724592B (en) | Display module and display device | |
| US20190393247A1 (en) | Display panel and display device with same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110615 Termination date: 20171104 |