CN201663637U - Interface of multi-mode terminal radio frequency chip and baseband chip - Google Patents
Interface of multi-mode terminal radio frequency chip and baseband chip Download PDFInfo
- Publication number
- CN201663637U CN201663637U CN2010201461727U CN201020146172U CN201663637U CN 201663637 U CN201663637 U CN 201663637U CN 2010201461727 U CN2010201461727 U CN 2010201461727U CN 201020146172 U CN201020146172 U CN 201020146172U CN 201663637 U CN201663637 U CN 201663637U
- Authority
- CN
- China
- Prior art keywords
- radio frequency
- chip
- interface
- baseband chip
- frequency chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Abstract
The utility model discloses an interface of a multi-mode terminal radio frequency chip and a baseband chip, which comprises a two-way data interface for transmitting data between the multi-mode radio frequency chip and the multi-mode baseband chip, a clock interface for transmitting clock signals between multi-mode radio frequency chip and the multi-mode baseband chip, a control interface for the multi-mode baseband chip sending control information to the multi-mode radio frequency chip and reading state signals and measurement information from the multi-mode radio frequency chip. The interface of the utility model reduces the number of interface signal wires and realizes the communication between the multi-mode radio frequency chip and the multi-mode baseband chip with the same interface in different network modes by transmitting control signals with the control interface. At the same time, the utility model reduces the number of chip pins occupied by the interface, the cost and design complexity of the baseband chip and the radio frequency chip and the area and wiring complexity of PCB design and is favorable for the miniaturization of a multi-mode terminal.
Description
Technical field
The utility model relates to the mobile communication terminal transceiver system, and particularly a kind of multimode terminal radio frequency chip (is called for short, RF) (is called for short interface BB) with baseband chip.
Background technology
Along with the development of mobile communication technology, 3-G (Generation Three mobile communication system) reaches its maturity, and has had certain customer group; Can not be abandoned objectively by operator because second generation mobile communication system has huge customer group simultaneously will long-term existence; And along with the user to the more high performance requirement of mobile communication system, development back three generations, the 4th third-generation mobile communication technology have become development trend.Stand in the angle in market, in order to ensure mobile communication subscriber steadily excessively, the multimodeization of terminal and miniaturization have become objective demand.
Generally include two parts of radio frequency processing module and baseband processing module in the existing portable terminal, the core of two parts is respectively radio frequency chip and baseband chip.During the terminal received signal, the wireless high-frequency signal enters radio-frequency transmitter through antenna, analog I data or digital IQ data are afterwards exported in receiver high-frequency signal amplification, down-conversion, filtering etc. are handled, and passing to baseband processing module through the interface of radio frequency chip and baseband chip again carries out data processing; When terminal sent signal, data were sent by baseband processing module, were sent to radio frequency sending set through the interface of radio frequency chip and baseband chip, through processing such as filtering, up-conversion, amplification after antenna send.At present, the hardware interface of radio frequency chip and baseband chip is to adopt digital interface.
In the prior art, multimode terminal adopts radio frequency chip independently to handle the radiofrequency signal of heterogeneous networks pattern usually, corresponding with it, each independently needs to use interface independently to realize multimode terminal the communicating by letter of RF and BB under the heterogeneous networks pattern between radio frequency chip and the baseband chip.
(be called for short with Time Division-Synchronous Code Division Multiple Access/enhanced data rates for gsm evolution technology, TD-SCDMA/EDGE) dual-mode terminal is an example, the TD-SCDMA/EDGE dual-mode terminal of prior art has used two independently radio frequency chip and two baseband chips independently, the TD-SCDMA radio frequency chip is handled the radiofrequency signal of TD-SCDMA network schemer, and the EDGE radio frequency chip is handled the radiofrequency signal of EDGE network pattern; Corresponding with it, also used two to overlap independently interface between radio frequency chip and the baseband chip, one overlaps independently, and EDGE interface and overlaps independently TD-SCDMA interface, as shown in Figure 1.
Wherein, ANT is a radio-frequency antenna, and FEM Moudle is a radio-frequency (RF) front-end circuit, and TD-SCDMA Transceiver is the TD-SCDMA radio frequency chip; EDGE Transceiver is the EDGE radio frequency chip, and TD-SCDMA BaseBand is the TD-SCDMA baseband chip, and EDGE BaseBand is the EDGE baseband chip.
EDGE radio frequency chip and baseband chip interface adopt the DigRF1.12 standard interface, comprises,
Data-interface:
Article one, bidirectional serial data lines RxTxData is used for RF and sends data and receive data from BB to BB;
Control interface:
Article one, bi-directional data transmit-receive position control line RxTxEN is used for BB control RF and sends data or receive data;
Article one, two-way control/status signal lines CtrlData is used for BB and sends control information or from the RF receiving status information to RF;
Article one, control signal clock line CtrlClk is used for BB provides read-write clock from control/status signal lines to RF;
Article one, control enable line CtrEN, being used for BB provides control/status signal lines enable information to RF;
, a timing controlled line Strobe, being used for BB provides the control signal entry-into-force time to RF.
Clock interface:
, a system clock line SysClk, being used for RF provides system clock to BB, and this clock signal also is the reading and writing data clock of RxTxData data wire simultaneously;
Article one, system clock enable line SysClkEn is used for the switch that BB controls SysClk;
TD-SCDMA radio frequency chip and baseband chip interface comprise:
Data-interface:
10 line two-way simultaneous data wire RxTxData are used for RF and send data and receive data from BB to BB;
Control interface:
Article one, data send and enable control line TxON, are used for the switch of BB control RF transmitter;
Article one, Data Receiving enables control line RxON, is used for the switch of BB control RF receiver;
, a two-way control/status signal lines is used for BB and sends control information or from the RF receiving status information to RF;
Article one, the control signal clock line is used for BB provides read-write clock from control/status signal lines to RF;
Article one, control enable line, being used for BB provides control/status signal lines enable information to RF;
Clock interface:
Article one, the data clock line is used for BB and sends data-interface read-write clock to RF.
At present, also do not have the interface of multi-mode radio frequency chip and corresponding with it RF and BB in the prior art, and the such scheme interface line quantity of prior art is more; And, the increase of the network schemer of supporting along with terminal, interface line quantity also can correspondingly increase, for example, (be called for short, TDD-LTE) three mould terminals also need to increase independently LTE radio frequency chip and an its corresponding LTE RF and a BB interface to TD-SCDMA/EDGE/ time division duplex-Long Term Evolution; Simultaneously, the multimode terminal RF of prior art and the interface scheme of BB have also increased pin of chip quantity, have improved the cost and the design complexities of baseband chip and radio frequency chip, can increase the area of PCB design simultaneously, are unfavorable for the miniaturization of terminal.
The utility model content
In view of this, the utility model proposes the interface of a kind of multimode terminal RF and BB, so that the interface solution of a kind of multi-mode radio frequency chip and multimode baseband chip to be provided.
The technical solution of the utility model is, the interface of a kind of multimode terminal radio frequency chip and baseband chip is used to realize communicating by letter between terminal multi-mode radio frequency chip and the multimode baseband chip, comprising:
A bi-directional data interface is used for transmitting data between described multi-mode radio frequency chip and described multimode baseband chip;
A clock interface is used for transmitting clock signal between described multi-mode radio frequency chip and described multimode baseband chip;
A control interface is used for described multimode baseband chip and sends control information and from described multi-mode radio frequency chip read state signal and metrical information to the multi-mode radio frequency chip.
Further, described clock interface comprises:
The data clock signal line is used to provide the reading and writing data clock of described bi-directional data interface, comprises,
Article one, being used for described multimode baseband chip provides the clock cable of clock signal to described multi-mode radio frequency chip;
Article one, being used for described multi-mode radio frequency chip provides the clock cable of clock signal to described multimode baseband chip;
The clock signal of system line, being used for described multi-mode radio frequency chip provides system clock to described baseband chip.
Further, described bi-directional data interface comprises 10～12 parallel data lines.
Further, described bi-directional data interface also comprises the wall scroll serial data line.
Further, described control interface comprises:
A SPI interface is used for described multimode baseband chip and sends control information and from described multi-mode radio frequency chip read status information and metrical information to described multi-mode radio frequency chip;
Article one, clock enables control signal wire, is used for the switch that described multimode baseband chip is controlled described system clock;
Article one, parallel data transmit-receive position control line is used for the data transfer direction that described multimode baseband chip is controlled described parallel data line;
Article one, the parallel data transmitting-receiving enables control line, is used for beginning and end that described multimode baseband chip is controlled transfer of data on the described parallel data line.
Further, described control interface comprises:
Serial peripheral interface (is called for short, SPI), is used for described multimode baseband chip and sends control information and from described multi-mode radio frequency chip read status information and metrical information to described multi-mode radio frequency chip;
Article one, clock enables control signal wire, is used for the switch that described multimode baseband chip is controlled described system clock;
Article one, the timing controlled line is used for described multimode baseband chip and sends control information the entry-into-force time to described multi-mode radio frequency chip;
Article one, parallel data transmit-receive position control line is used for the data transfer direction that described multimode baseband chip is controlled described parallel data line;
Article one, the parallel data transmitting-receiving enables control line, is used for the switch that described multimode baseband chip is controlled described parallel data line;
Article one, serial data transmit-receive position control line is used for the data transfer direction that described multimode baseband chip is controlled described serial data line.
Preferably, described SPI interface comprises:
Article one, the SPI sheet selects control line, is used for the enable signal that described multimode baseband chip provides described SPI interface;
, a SPI clock cable, being used for described multimode baseband chip provides SPI data wire read-write clock to described multi-mode radio frequency chip;
Article one, two-way SPI data wire is used for described multimode baseband chip and sends control information and from described multi-mode radio frequency chip read status information and metrical information to described multi-mode radio frequency chip.
Preferably, described SPI interface comprises:
Article one, the SPI sheet selects control line, is used for the enable signal that described multimode baseband chip provides described SPI interface;
, a SPI clock cable, being used for described multimode baseband chip provides SPI data wire read-write clock to described multi-mode radio frequency chip;
Article one, SPI control data line is used for described multimode baseband chip and sends control information to described multi-mode radio frequency chip;
Article one, SPI status data line is used for described multimode baseband chip from described multi-mode radio frequency chip read status information and metrical information.
The interfacing scheme of multimode terminal radio frequency of the present utility model and base band has realized communication between multi-mode radio frequency chip and the multimode baseband chip by a socket is provided; reduced the quantity of interface signal line, realized using under the heterogeneous networks pattern same interface to finish communication between multi-mode radio frequency chip and the multimode baseband chip by the control interface transmission of control signals.Simultaneously, reduce the required chip pin quantity that takies of interface, reduced the cost and the design complexities of baseband chip and radio frequency chip, reduced the area and the wiring complexity of PCB design, more helped the miniaturization of multimode terminal.
Description of drawings
Fig. 1 is the interface structure figure of existing TD-SCDMA/EDGE dual-mode terminal radio frequency chip and baseband chip
Fig. 2 is the interface structure figure of the utility model specific embodiment 1TD-SCDMA/TDD-LTE/EDGE three mould terminal radio frequency chips and baseband chip
Fig. 3 is the interface structure figure of the utility model specific embodiment 2TD-SCDMA/EDGE dual-mode terminal radio frequency chip and baseband chip
Fig. 4 is the interface structure figure of the utility model specific embodiment 3TD-SCDMA/TDD-LTE dual-mode terminal radio frequency chip and baseband chip
Embodiment
For further specifying the technical solution of the utility model, provide preferred embodiment below and be described with reference to the accompanying drawings.
Present embodiment is the interface of TD-SCDMA/TDD-LTE/EDGE three mould terminal radio frequency chips and baseband chip, concrete structure as shown in Figure 3,
Wherein, ANT is a radio-frequency antenna; FEM Moudle is a radio-frequency (RF) front-end circuit; TD-SCDMA/TDD-LTE/EDGEThree-Bands Transceiver is TD-SCDMA/TDD-LTE/EDGE three mould radio frequency chips, and TD-SCDMA/TDD-LTE/EDGEThree-Bands BaseBand is TD-SCDMA/TDD-LTE/EDGE three mould baseband chips.
The interface of present embodiment radio frequency chip and baseband chip comprises:
1, bi-directional data interface
Be used for the wall scroll bidirectional serial data lines DIQ_EDGE that multi-mode radio frequency chip and multimode baseband chip under the EDGE pattern carry out transfer of data;
Be used for the 12 line parallel data line DIQ_TD/LTE[11:0 that multi-mode radio frequency chip and multimode baseband chip under TD-SCDMA and the LTE pattern carry out transfer of data];
2, clock interface
The CLK_RF clock cable is used for that the multi-mode radio frequency chip provides DIQ_TD/LTE[11:0 to the multimode baseband chip under the TDD-LTE pattern] the reading and writing data clock;
The CLK_BB clock cable is used for that the multimode baseband chip provides DIQ_TD/LTE[11:0 to the multi-mode radio frequency chip under TD-SCDMA and LTE pattern] the reading and writing data clock;
The SysCLK clock cable is used for the multi-mode radio frequency chip provides reading and writing data clock from DIQ_EDGE under system clock and the EDGE pattern to the multimode baseband chip;
3, control interface
3 line system SPI interfaces, be used for described multimode baseband chip to described multi-mode radio frequency chip send control information and from described multi-mode radio frequency chip to read status information and metrical information;
Timing controlled line Strobe is used for described multimode baseband chip and sends control information the entry-into-force time to described multi-mode radio frequency chip;
Parallel data transmit-receive position control line TxNRx is used for described multimode baseband chip control DIQ_TD/LTE[11:0] data transfer direction;
Parallel data transmitting-receiving enables control line Enable, is used for described multimode baseband chip control DIQ_TD/LTE[11:0] beginning and the end of transfer of data
Serial data transmit-receive position control line TxRxEN is used for the data transfer direction that described multimode baseband chip is controlled DIQ_EDGE;
Clock enable signal line ClkEN is used for the switch that the multimode baseband chip is controlled SysCLK.
Wherein, the SPI interface comprises:
SPI control data line CtrlDaa, be used for described multimode baseband chip to described multi-mode radio frequency chip send control information and from described multi-mode radio frequency chip to read status information and metrical information;
SPI clock control line CtrlClk is used for described multimode baseband chip provides read-write clock from CtrlData to described multi-mode radio frequency chip;
The SPI sheet selects control line CtrlEN, is used for the enable signal that the multimode baseband chip provides the SPI interface.
For further specifying the interface of present embodiment, the workflow to the interface of three mould terminal radio frequency chips of TD-SCDMA/LTE/EDGE in the present embodiment and baseband chip is briefly described below.
1, the multimode baseband chip sends control information to the multi-mode radio frequency chip by three-way SPI, at first the multi-mode radio frequency chip is carried out the initialization setting, then according to eating dishes without rice or wine the characteristics of signal, carry out frequency point setting, automated power control (is called for short, APC), automatic gain control (is called for short, AGC), automatic frequency control (is called for short, relevant setting such as AFC); According to the requirement of agreement, carry out switching, selecting between reiving/transmitting state switching, pattern relevant settings such as network schemer simultaneously.Wherein, SPI send several mechanism to select flexibly according to the situation of radio frequency chip, as the SPI standard of support standard or the standard of DigRF V1.12.
2, under accepting state, select a kind of accepting state by SPI control radio-frequency (RF) transceiver---LTE pattern or TD-SCDMA pattern or EDGE pattern; Eat dishes without rice or wine high-frequency signal behind radio demodulating, digital signal is reached the interface of radio frequency chip and baseband chip; Data arrival interface opens the CLK_RF clock signal by SPI before or baseband chip is opened the CLK_BB clock signal in advance.Under LTE or the TD-SCDMA pattern, rising edge at CLK_RF or CLK_BB, while TxNRx is low and Enable first high level occurs when (lasting clock cycle), data DIQ_TD/LTE[11:0] begin when CLK_RF or CLK_BB rising edge and trailing edge, to transmit to baseband chip, after the correct reception of baseband chip data are met at baseband processing module and handle accordingly; At the rising edge of CLK_RF or CLK_BB, while TxNRx is low and Enable next high level occurs when (lasting clock cycle), finishes receiving course one time.Under the EDGE pattern, the interface sequence relation of strict middle TxRxEN, SysClk by DigRF V1.12 standard, DIQ_EDGE is finished receiving course one time.
3, under emission state, after the base band data processing module was ready to armed data, baseband chip was selected a kind of emission state by the SPI control interface with radio-frequency (RF) transceiver---LTE pattern or TD-SCDMA pattern or EDGE pattern.Data arrive before the interface that baseband chip is opened the CLK_RF clock signal by SPI control radio frequency chip or baseband chip is opened the CLK_BB clock signal in advance.Under LTE or the TD-SCDMA pattern, rising edge at CLK_RF or CLK_BB, TxNRx is that height and Enable first high level occurs when (lasting clock cycle) simultaneously, data DIQ_TD/LTE[11:0] begin when CLK_RF or CLK_BB rising edge and trailing edge, to transmit to radio frequency chip, after radio frequency chip correctly receives the data that will launch, send by antenna opening through processing such as rf modulations, amplification, filtering back; At the rising edge of CLK_RF or CLK_BB, TxNRx is that height and Enable a high level occurs when (lasting clock cycle) once more simultaneously, finishes emission process one time.Under the EDGE pattern, the strict relation by TxRxEN, SysClk in the DigRF V1.12 standard, DIQ_EDGE interface sequence finished emission process one time.
4, (be called for short, IDLE) under the state, baseband chip all is in closed condition by SPI control radio frequency chip except that system clock circuit in the free time.
5, (be called for short, SHDN) under the state, baseband chip all is in closed condition by all circuit of SPI control radio frequency chip closing.
Present embodiment is the interface of TD-SCDMA/EDGE dual-mode terminal radio frequency chip and baseband chip, concrete structure as shown in Figure 3,
Wherein, ANT is a radio-frequency antenna; FEM Moudle is a radio-frequency (RF) front-end circuit, and TD-SCDMA/EDGE Dual-BandsTransceiver is a TD-SCDMA/EDGE bimodulus radio frequency chip, and TD-SCDMA/EDGE Dual-Bands BaseBand is a TD-SCDMA/EDGE bimodulus baseband chip.
The interface of present embodiment radio frequency chip and baseband chip comprises:
1, bi-directional data interface
Be used for the wall scroll bidirectional serial data lines DIQ_EDGE that multi-mode radio frequency chip and multimode baseband chip under the EDGE pattern carry out transfer of data;
Be used for the 10 line parallel data line DIQ_TD[9:0 that multi-mode radio frequency chip and multimode baseband chip under the TD-SCDMA pattern carry out transfer of data];
2, clock interface
The CLK_BB clock cable is used for that the multimode baseband chip provides DIQ_TD/LTE[9:0 to the multi-mode radio frequency chip under the TD-SCDMA pattern] the reading and writing data clock;
The CLK_RF clock cable is used for that the multi-mode radio frequency chip provides DIQ_TD/LTE[11:0 to the multimode baseband chip under the TDD-LTE pattern] the reading and writing data clock;
The SysCLK clock cable is used for the multi-mode radio frequency chip provides reading and writing data clock from DIQ_EDGE under system clock and the EDGE pattern to the multimode baseband chip;
3, control interface
3 line system SPI interfaces, be used for described multimode baseband chip to described multi-mode radio frequency chip send control information and from described multi-mode radio frequency chip to read status information and metrical information;
Timing controlled line Strobe is used for described multimode baseband chip and sends control information the entry-into-force time to described multi-mode radio frequency chip;
Parallel data transmit-receive position control line TxNRx is used for described multimode baseband chip control DIQ_TD/LTE[9:0] data transfer direction;
Parallel data transmitting-receiving enables control line Enable, is used for described multimode baseband chip control DIQ_TD/LTE[9:0] beginning and the end of transfer of data
Serial data transmit-receive position control line TxRxEN is used for the data transfer direction that described multimode baseband chip is controlled DIQ_EDGE;
Clock enable signal line ClkEN is used for the switch that the multimode baseband chip is controlled SysCLK.
Wherein, the SPI interface comprises:
SPI control data line CtrlData, be used for described multimode baseband chip to described multi-mode radio frequency chip send control information and from described multi-mode radio frequency chip to read status information and metrical information;
SPI clock control line CtrlClk is used for described multimode baseband chip provides read-write clock from CtrlData to described multi-mode radio frequency chip;
The SPI sheet selects control line CtrlEN, is used for the enable signal that the multimode baseband chip provides the SPI interface.
Present embodiment is the interface of TD-SCDMA/TDD-LTE dual-mode terminal radio frequency chip and baseband chip, concrete structure as shown in Figure 3,
Wherein, ANT is a radio-frequency antenna; FEM Moudle is a radio-frequency (RF) front-end circuit; TD-SCDMA/TDD-LTE Dual-BandsTransceiver is a TD-SCDMA/TDD-LTE bimodulus radio frequency chip, and TD-SCDMA/TDD-LTE Dual-Bands BaseBand is a TD-SCDMA/TDD-LTE bimodulus baseband chip.
The interface of present embodiment radio frequency chip and baseband chip comprises:
1, bi-directional data interface
Be used for the 12 line parallel data line DIQ_TD[11:0 that multi-mode radio frequency chip and multimode baseband chip under TD-SCDMA and the LTE pattern carry out transfer of data];
2, clock interface
The CLK_RF clock cable is used for that the multi-mode radio frequency chip provides DIQ_TD/LTE[11:0 to the multimode baseband chip under the TDD-LTE pattern] the reading and writing data clock;
The CLK_BB clock cable is used for that the multimode baseband chip provides DIQ_TD/LTE[11:0 to the multi-mode radio frequency chip under TD-SCDMA and LTE pattern] the reading and writing data clock;
The SysCLK clock cable, being used for the multi-mode radio frequency chip provides system clock to the multimode baseband chip;
3, control interface
3 line system SPI interfaces, be used for described multimode baseband chip to described multi-mode radio frequency chip send control information and from described multi-mode radio frequency chip to read status information and metrical information;
Parallel data transmit-receive position control line TxNRx is used for described multimode baseband chip control DIQ_TD/LTE[11:0] data transfer direction;
Parallel data transmitting-receiving enables control line Enable, is used for described multimode baseband chip control DIQ_TD/LTE[11:0] beginning and the end of transfer of data;
Clock enable signal line ClkEN is used for the switch that the multimode baseband chip is controlled SysCLK.
Wherein, the SPI interface comprises:
SPI control data line CtrlData, be used for described multimode baseband chip to described multi-mode radio frequency chip send control information and from described multi-mode radio frequency chip to read status information and metrical information;
SPI clock control line CtrlClk is used for described multimode baseband chip provides read-write clock from CtrlData to described multi-mode radio frequency chip;
The SPI sheet selects control line CtrlEN, is used for the enable signal that the multimode baseband chip provides the SPI interface.
The above only is a preferred embodiment of the present utility model, be not limited to the utility model, obviously, those skilled in the art can carry out various changes and modification to the utility model and not break away from spirit and scope of the present utility model, for example, the SPI interface also can use 4 line systems, and a SPI control data line is used for described multimode baseband chip and sends control information to described multi-mode radio frequency chip; , a SPI status data line, be used for described multimode baseband chip from described multi-mode radio frequency chip to read status information and metrical information.Described data clock signal line also can use one to be used for described multimode baseband chip and to provide the clock cable of clock signal or one to be used for described multi-mode radio frequency chip provides clock cable from clock signal to described multimode baseband chip to described multi-mode radio frequency chip separately.Like this, if of the present utility model these are revised and modification belongs within the scope of the utility model claim and equivalent technologies thereof, then the utility model also is intended to comprise these changes and modification interior.
Claims (8)
1. the interface of multimode terminal radio frequency chip and baseband chip is used to realize communicating by letter between terminal multi-mode radio frequency chip and the multimode baseband chip, it is characterized in that, comprising:
A bi-directional data interface is used for transmitting data between described multi-mode radio frequency chip and described multimode baseband chip;
A clock interface is used for transmitting clock signal between described multi-mode radio frequency chip and described multimode baseband chip;
A control interface is used for described multimode baseband chip and sends control information and from described multi-mode radio frequency chip read state signal and metrical information to the multi-mode radio frequency chip.
2. the interface of a kind of multimode terminal radio frequency according to claim 1 and base band is characterized in that described clock interface comprises:
The data clock signal line is used to provide the reading and writing data clock of described bi-directional data interface, comprises,
Article one, being used for described multimode baseband chip provides the clock cable of clock signal to described multi-mode radio frequency chip;
Article one, being used for described multi-mode radio frequency chip provides the clock cable of clock signal to described multimode baseband chip;
The clock signal of system line, being used for described multi-mode radio frequency chip provides system clock to described baseband chip.
3. the interface of a kind of multimode terminal radio frequency chip according to claim 2 and baseband chip is characterized in that described bi-directional data interface comprises 10～12 parallel data lines.
4. the interface of a kind of multimode terminal radio frequency chip according to claim 2 and baseband chip is characterized in that described bi-directional data interface also comprises the wall scroll serial data line.
5. the interface of a kind of multimode terminal radio frequency chip according to claim 3 and baseband chip is characterized in that described control interface comprises:
A serial peripheral interface SPI is used for described multimode baseband chip and sends control information and from described multi-mode radio frequency chip read status information and metrical information to described multi-mode radio frequency chip;
Article one, clock enables control signal wire, is used for the switch that described multimode baseband chip is controlled described system clock;
Article one, parallel data transmit-receive position control line is used for the data transfer direction that described multimode baseband chip is controlled described parallel data line;
Article one, the parallel data transmitting-receiving enables control line, is used for beginning and end that described multimode baseband chip is controlled transfer of data on the described parallel data line.
6. the interface of a kind of multimode terminal radio frequency chip according to claim 4 and baseband chip is characterized in that described control interface comprises:
A serial peripheral interface SPI is used for described multimode baseband chip and sends control information and from described multi-mode radio frequency chip read status information and metrical information to described multi-mode radio frequency chip;
Article one, clock enables control signal wire, is used for the switch that described multimode baseband chip is controlled described system clock;
Article one, the timing controlled line is used for described multimode baseband chip and sends control information the entry-into-force time to described multi-mode radio frequency chip;
Article one, parallel data transmit-receive position control line is used for the data transfer direction that described multimode baseband chip is controlled described parallel data line;
Article one, the parallel data transmitting-receiving enables control line, is used for the switch that described multimode baseband chip is controlled described parallel data line;
Article one, serial data transmit-receive position control line is used for the data transfer direction that described multimode baseband chip is controlled described serial data line.
7. according to the interface of claim 5 or 6 described a kind of multimode terminal radio frequency chips and baseband chip, it is characterized in that described SPI interface comprises:
Article one, the SPI sheet selects control line, is used for the enable signal that described multimode baseband chip provides described SPI interface;
, a SPI clock cable, being used for described multimode baseband chip provides SPI data wire read-write clock to described multi-mode radio frequency chip:
Article one, two-way SPI data wire is used for described multimode baseband chip and sends control information and from described multi-mode radio frequency chip read status information and metrical information to described multi-mode radio frequency chip.
8. according to the interface of claim 5 or 6 described a kind of multimode terminal radio frequency chips and baseband chip, it is characterized in that described SPI interface comprises:
Article one, the SPI sheet selects control line, is used for the enable signal that described multimode baseband chip provides described SPI interface;
, a SPI clock cable, being used for described multimode baseband chip provides SPI data wire read-write clock to described multi-mode radio frequency chip;
Article one, SPI control data line is used for described multimode baseband chip and sends control information to described multi-mode radio frequency chip;
Article one, SPI status data line is used for described multimode baseband chip from described multi-mode radio frequency chip read status information and metrical information.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010201461727U CN201663637U (en) | 2010-03-31 | 2010-03-31 | Interface of multi-mode terminal radio frequency chip and baseband chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010201461727U CN201663637U (en) | 2010-03-31 | 2010-03-31 | Interface of multi-mode terminal radio frequency chip and baseband chip |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201663637U true CN201663637U (en) | 2010-12-01 |
Family
ID=43234054
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010201461727U Expired - Lifetime CN201663637U (en) | 2010-03-31 | 2010-03-31 | Interface of multi-mode terminal radio frequency chip and baseband chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201663637U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102209402A (en) * | 2010-03-31 | 2011-10-05 | 重庆重邮信科通信技术有限公司 | Interface of radio frequency chip and base band chip of multi-mode terminal |
| WO2012151902A1 (en) * | 2011-09-19 | 2012-11-15 | 中兴通讯股份有限公司 | Multi-mode terminal and sim card information transmitting system and method |
| CN103067907A (en) * | 2012-12-20 | 2013-04-24 | 中兴通讯股份有限公司 | Multi-mode terminals and switching method of multi-mode terminals |
-
2010
- 2010-03-31 CN CN2010201461727U patent/CN201663637U/en not_active Expired - Lifetime
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102209402A (en) * | 2010-03-31 | 2011-10-05 | 重庆重邮信科通信技术有限公司 | Interface of radio frequency chip and base band chip of multi-mode terminal |
| CN102209402B (en) * | 2010-03-31 | 2015-10-07 | 重庆重邮信科通信技术有限公司 | The interface of a kind of multimode terminal radio frequency chip and baseband chip |
| WO2012151902A1 (en) * | 2011-09-19 | 2012-11-15 | 中兴通讯股份有限公司 | Multi-mode terminal and sim card information transmitting system and method |
| CN103067907A (en) * | 2012-12-20 | 2013-04-24 | 中兴通讯股份有限公司 | Multi-mode terminals and switching method of multi-mode terminals |
| WO2013189397A3 (en) * | 2012-12-20 | 2014-02-13 | 中兴通讯股份有限公司 | Multi-mode terminal and handover method for multi-mode terminal |
| RU2614383C2 (en) * | 2012-12-20 | 2017-03-24 | ЗетТиИ Корпорейшн | Terminal with support multiple modes and method of handover for that terminal |
| US9867231B2 (en) | 2012-12-20 | 2018-01-09 | Zte Corporation | Multi-mode terminal and handover method for multi-mode terminal |
| CN103067907B (en) * | 2012-12-20 | 2018-05-18 | 中兴通讯股份有限公司 | A kind of switching method of multimode terminal and multimode terminal |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102209402B (en) | The interface of a kind of multimode terminal radio frequency chip and baseband chip | |
| CN109040371B (en) | Radio frequency system and related product | |
| CN102036430B (en) | Wireless communication transceiver and mode switch device thereof | |
| CN101154949B (en) | Method and system for processing signal in communication system | |
| CN105281819A (en) | Antenna switching method and terminal | |
| CN113872623A (en) | Transceiver device | |
| CN106849984A (en) | A kind of shared method and system of multi-mode radio frequency | |
| CN102170295A (en) | Mobile terminal of common antenna for NFC (near field communication) function and FM-TM sending function | |
| CN103067059B (en) | Short wave receiving and sending communication channel process device based on delayed diversity and compact peripheral component interconnect (CPCI) bus | |
| CN104244291A (en) | Mobile terminal and antenna switching method and device thereof | |
| CN101340660A (en) | Multi-mode mobile terminal and multi-mode switching method | |
| CN104270166A (en) | Wireless communication device for transmitting and receiving heterogeneous radio-frequency signals | |
| EP2099183A1 (en) | A wireless communication apparatus and the configuration method thereof | |
| CN103378887B (en) | Transmission, reception device and the method for radiofrequency signal | |
| CN102075207A (en) | Device and method for implementing bluetooth and Wi-Fi single antenna | |
| CN201663637U (en) | Interface of multi-mode terminal radio frequency chip and baseband chip | |
| US7209487B2 (en) | High-speed wireless data communication card device for simultaneous data/voice communications | |
| WO2022160306A1 (en) | Wireless communication apparatus and antenna switching method therefor | |
| CN201222725Y (en) | Multi-mode wireless communication device and signal transmission module | |
| CN209930295U (en) | Mobile terminal with antenna switching function | |
| CN101771729A (en) | Communication method, module, system and terminal | |
| CN104821833B (en) | A kind of automobile and there is the car machine system of remote radio communication function | |
| CN104865854A (en) | Chip control method and device | |
| CN204131510U (en) | A kind of high-stability radio-frequency signal R-T unit | |
| CN111565063B (en) | Narrowband Internet of things system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20170426 Address after: Nanping Street 400060 Chongqing Nan'an District Nancheng Road No. 199 left attached to the floor 403 Patentee after: Keen (Chongqing) Microelectronics Technology Co., Ltd. Address before: 400065 Chongqing Nan'an District huangjuezhen pass Chongqing University of Posts and Telecommunications shineford building 12 floor 1205 Patentee before: Chongqing City Communication & Technology Co., Ltd. |
|
| TR01 | Transfer of patent right | ||
| CX01 | Expiry of patent term |
Granted publication date: 20101201 |
|
| CX01 | Expiry of patent term |